rt3883.dtsi 1.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "ralink,rt3883-soc";
  5. cpus {
  6. cpu@0 {
  7. compatible = "mips,mips74Kc";
  8. };
  9. };
  10. cpuintc: cpuintc@0 {
  11. #address-cells = <0>;
  12. #interrupt-cells = <1>;
  13. interrupt-controller;
  14. compatible = "mti,cpu-interrupt-controller";
  15. };
  16. palmbus@10000000 {
  17. compatible = "palmbus";
  18. reg = <0x10000000 0x200000>;
  19. ranges = <0x0 0x10000000 0x1FFFFF>;
  20. #address-cells = <1>;
  21. #size-cells = <1>;
  22. sysc@0 {
  23. compatible = "ralink,rt3883-sysc", "ralink,rt3050-sysc";
  24. reg = <0x0 0x100>;
  25. };
  26. intc: intc@200 {
  27. compatible = "ralink,rt3883-intc", "ralink,rt2880-intc";
  28. reg = <0x200 0x100>;
  29. interrupt-controller;
  30. #interrupt-cells = <1>;
  31. interrupt-parent = <&cpuintc>;
  32. interrupts = <2>;
  33. };
  34. memc@300 {
  35. compatible = "ralink,rt3883-memc", "ralink,rt3050-memc";
  36. reg = <0x300 0x100>;
  37. };
  38. uartlite@c00 {
  39. compatible = "ralink,rt3883-uart", "ralink,rt2880-uart", "ns16550a";
  40. reg = <0xc00 0x100>;
  41. interrupt-parent = <&intc>;
  42. interrupts = <12>;
  43. reg-shift = <2>;
  44. };
  45. };
  46. };