Kconfig 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. config PPC_CELL
  2. bool
  3. default n
  4. config PPC_CELL_COMMON
  5. bool
  6. select PPC_CELL
  7. select PPC_DCR_MMIO
  8. select PPC_INDIRECT_PIO
  9. select PPC_INDIRECT_MMIO
  10. select PPC_NATIVE
  11. select PPC_RTAS
  12. select IRQ_EDGE_EOI_HANDLER
  13. config PPC_CELL_NATIVE
  14. bool
  15. select PPC_CELL_COMMON
  16. select MPIC
  17. select PPC_IO_WORKAROUNDS
  18. select IBM_EMAC_EMAC4
  19. select IBM_EMAC_RGMII
  20. select IBM_EMAC_ZMII #test only
  21. select IBM_EMAC_TAH #test only
  22. default n
  23. config PPC_IBM_CELL_BLADE
  24. bool "IBM Cell Blade"
  25. depends on PPC64 && PPC_BOOK3S && CPU_BIG_ENDIAN
  26. select PPC_CELL_NATIVE
  27. select PPC_OF_PLATFORM_PCI
  28. select PCI
  29. select MMIO_NVRAM
  30. select PPC_UDBG_16550
  31. select UDBG_RTAS_CONSOLE
  32. config PPC_CELL_QPACE
  33. bool "IBM Cell - QPACE"
  34. depends on PPC64 && PPC_BOOK3S && CPU_BIG_ENDIAN
  35. select PPC_CELL_COMMON
  36. config AXON_MSI
  37. bool
  38. depends on PPC_IBM_CELL_BLADE && PCI_MSI
  39. default y
  40. menu "Cell Broadband Engine options"
  41. depends on PPC_CELL
  42. config SPU_FS
  43. tristate "SPU file system"
  44. default m
  45. depends on PPC_CELL
  46. select SPU_BASE
  47. select MEMORY_HOTPLUG
  48. help
  49. The SPU file system is used to access Synergistic Processing
  50. Units on machines implementing the Broadband Processor
  51. Architecture.
  52. config SPU_BASE
  53. bool
  54. default n
  55. select PPC_COPRO_BASE
  56. config CBE_RAS
  57. bool "RAS features for bare metal Cell BE"
  58. depends on PPC_CELL_NATIVE
  59. default y
  60. config PPC_IBM_CELL_RESETBUTTON
  61. bool "IBM Cell Blade Pinhole reset button"
  62. depends on CBE_RAS && PPC_IBM_CELL_BLADE
  63. default y
  64. help
  65. Support Pinhole Resetbutton on IBM Cell blades.
  66. This adds a method to trigger system reset via front panel pinhole button.
  67. config PPC_IBM_CELL_POWERBUTTON
  68. tristate "IBM Cell Blade power button"
  69. depends on PPC_IBM_CELL_BLADE && INPUT_EVDEV
  70. default y
  71. help
  72. Support Powerbutton on IBM Cell blades.
  73. This will enable the powerbutton as an input device.
  74. config CBE_THERM
  75. tristate "CBE thermal support"
  76. default m
  77. depends on CBE_RAS && SPU_BASE
  78. config PPC_PMI
  79. tristate
  80. default y
  81. depends on CPU_FREQ_CBE_PMI || PPC_IBM_CELL_POWERBUTTON
  82. help
  83. PMI (Platform Management Interrupt) is a way to
  84. communicate with the BMC (Baseboard Management Controller).
  85. It is used in some IBM Cell blades.
  86. config CBE_CPUFREQ_SPU_GOVERNOR
  87. tristate "CBE frequency scaling based on SPU usage"
  88. depends on SPU_FS && CPU_FREQ
  89. default m
  90. help
  91. This governor checks for spu usage to adjust the cpu frequency.
  92. If no spu is running on a given cpu, that cpu will be throttled to
  93. the minimal possible frequency.
  94. endmenu
  95. config OPROFILE_CELL
  96. def_bool y
  97. depends on PPC_CELL_NATIVE && (OPROFILE = m || OPROFILE = y) && SPU_BASE