Kconfig.cpu 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. menu "Processor features"
  2. choice
  3. prompt "Endianness selection"
  4. default CPU_LITTLE_ENDIAN
  5. help
  6. Some SuperH machines can be configured for either little or big
  7. endian byte order. These modes require different kernels.
  8. config CPU_LITTLE_ENDIAN
  9. bool "Little Endian"
  10. config CPU_BIG_ENDIAN
  11. bool "Big Endian"
  12. depends on !CPU_SH5
  13. endchoice
  14. config SH_FPU
  15. def_bool y
  16. prompt "FPU support"
  17. depends on CPU_HAS_FPU
  18. help
  19. Selecting this option will enable support for SH processors that
  20. have FPU units (ie, SH77xx).
  21. This option must be set in order to enable the FPU.
  22. config SH64_FPU_DENORM_FLUSH
  23. bool "Flush floating point denorms to zero"
  24. depends on SH_FPU && SUPERH64
  25. config SH_FPU_EMU
  26. def_bool n
  27. prompt "FPU emulation support"
  28. depends on !SH_FPU
  29. help
  30. Selecting this option will enable support for software FPU emulation.
  31. Most SH-3 users will want to say Y here, whereas most SH-4 users will
  32. want to say N.
  33. config SH_DSP
  34. def_bool y
  35. prompt "DSP support"
  36. depends on CPU_HAS_DSP
  37. help
  38. Selecting this option will enable support for SH processors that
  39. have DSP units (ie, SH2-DSP, SH3-DSP, and SH4AL-DSP).
  40. This option must be set in order to enable the DSP.
  41. config SH_ADC
  42. def_bool y
  43. prompt "ADC support"
  44. depends on CPU_SH3
  45. help
  46. Selecting this option will allow the Linux kernel to use SH3 on-chip
  47. ADC module.
  48. If unsure, say N.
  49. config SH_STORE_QUEUES
  50. bool "Support for Store Queues"
  51. depends on CPU_SH4
  52. help
  53. Selecting this option will enable an in-kernel API for manipulating
  54. the store queues integrated in the SH-4 processors.
  55. config SPECULATIVE_EXECUTION
  56. bool "Speculative subroutine return"
  57. depends on CPU_SUBTYPE_SH7780 || CPU_SUBTYPE_SH7785 || CPU_SUBTYPE_SH7786
  58. help
  59. This enables support for a speculative instruction fetch for
  60. subroutine return. There are various pitfalls associated with
  61. this, as outlined in the SH7780 hardware manual.
  62. If unsure, say N.
  63. config SH64_ID2815_WORKAROUND
  64. bool "Include workaround for SH5-101 cut2 silicon defect ID2815"
  65. depends on CPU_SUBTYPE_SH5_101
  66. config CPU_HAS_INTEVT
  67. bool
  68. config CPU_HAS_IPR_IRQ
  69. bool
  70. config CPU_HAS_SR_RB
  71. bool
  72. help
  73. This will enable the use of SR.RB register bank usage. Processors
  74. that are lacking this bit must have another method in place for
  75. accomplishing what is taken care of by the banked registers.
  76. See <file:Documentation/sh/register-banks.txt> for further
  77. information on SR.RB and register banking in the kernel in general.
  78. config CPU_HAS_PTEAEX
  79. bool
  80. config CPU_HAS_DSP
  81. bool
  82. config CPU_HAS_FPU
  83. bool
  84. endmenu