proc.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150
  1. #include <linux/seq_file.h>
  2. #include <linux/kernel.h>
  3. #include <linux/module.h>
  4. #include <asm/machvec.h>
  5. #include <asm/processor.h>
  6. static const char *cpu_name[] = {
  7. [CPU_SH7201] = "SH7201",
  8. [CPU_SH7203] = "SH7203", [CPU_SH7263] = "SH7263",
  9. [CPU_SH7264] = "SH7264", [CPU_SH7269] = "SH7269",
  10. [CPU_SH7206] = "SH7206", [CPU_SH7619] = "SH7619",
  11. [CPU_SH7705] = "SH7705", [CPU_SH7706] = "SH7706",
  12. [CPU_SH7707] = "SH7707", [CPU_SH7708] = "SH7708",
  13. [CPU_SH7709] = "SH7709", [CPU_SH7710] = "SH7710",
  14. [CPU_SH7712] = "SH7712", [CPU_SH7720] = "SH7720",
  15. [CPU_SH7721] = "SH7721", [CPU_SH7729] = "SH7729",
  16. [CPU_SH7750] = "SH7750", [CPU_SH7750S] = "SH7750S",
  17. [CPU_SH7750R] = "SH7750R", [CPU_SH7751] = "SH7751",
  18. [CPU_SH7751R] = "SH7751R", [CPU_SH7760] = "SH7760",
  19. [CPU_SH4_202] = "SH4-202", [CPU_SH4_501] = "SH4-501",
  20. [CPU_SH7763] = "SH7763", [CPU_SH7770] = "SH7770",
  21. [CPU_SH7780] = "SH7780", [CPU_SH7781] = "SH7781",
  22. [CPU_SH7343] = "SH7343", [CPU_SH7785] = "SH7785",
  23. [CPU_SH7786] = "SH7786", [CPU_SH7757] = "SH7757",
  24. [CPU_SH7722] = "SH7722", [CPU_SHX3] = "SH-X3",
  25. [CPU_SH5_101] = "SH5-101", [CPU_SH5_103] = "SH5-103",
  26. [CPU_MXG] = "MX-G", [CPU_SH7723] = "SH7723",
  27. [CPU_SH7366] = "SH7366", [CPU_SH7724] = "SH7724",
  28. [CPU_SH7372] = "SH7372", [CPU_SH7734] = "SH7734",
  29. [CPU_SH_NONE] = "Unknown"
  30. };
  31. const char *get_cpu_subtype(struct sh_cpuinfo *c)
  32. {
  33. return cpu_name[c->type];
  34. }
  35. EXPORT_SYMBOL(get_cpu_subtype);
  36. #ifdef CONFIG_PROC_FS
  37. /* Symbolic CPU flags, keep in sync with asm/cpu-features.h */
  38. static const char *cpu_flags[] = {
  39. "none", "fpu", "p2flush", "mmuassoc", "dsp", "perfctr",
  40. "ptea", "llsc", "l2", "op32", "pteaex", NULL
  41. };
  42. static void show_cpuflags(struct seq_file *m, struct sh_cpuinfo *c)
  43. {
  44. unsigned long i;
  45. seq_printf(m, "cpu flags\t:");
  46. if (!c->flags) {
  47. seq_printf(m, " %s\n", cpu_flags[0]);
  48. return;
  49. }
  50. for (i = 0; cpu_flags[i]; i++)
  51. if ((c->flags & (1 << i)))
  52. seq_printf(m, " %s", cpu_flags[i+1]);
  53. seq_printf(m, "\n");
  54. }
  55. static void show_cacheinfo(struct seq_file *m, const char *type,
  56. struct cache_info info)
  57. {
  58. unsigned int cache_size;
  59. cache_size = info.ways * info.sets * info.linesz;
  60. seq_printf(m, "%s size\t: %2dKiB (%d-way)\n",
  61. type, cache_size >> 10, info.ways);
  62. }
  63. /*
  64. * Get CPU information for use by the procfs.
  65. */
  66. static int show_cpuinfo(struct seq_file *m, void *v)
  67. {
  68. struct sh_cpuinfo *c = v;
  69. unsigned int cpu = c - cpu_data;
  70. if (!cpu_online(cpu))
  71. return 0;
  72. if (cpu == 0)
  73. seq_printf(m, "machine\t\t: %s\n", get_system_type());
  74. else
  75. seq_printf(m, "\n");
  76. seq_printf(m, "processor\t: %d\n", cpu);
  77. seq_printf(m, "cpu family\t: %s\n", init_utsname()->machine);
  78. seq_printf(m, "cpu type\t: %s\n", get_cpu_subtype(c));
  79. if (c->cut_major == -1)
  80. seq_printf(m, "cut\t\t: unknown\n");
  81. else if (c->cut_minor == -1)
  82. seq_printf(m, "cut\t\t: %d.x\n", c->cut_major);
  83. else
  84. seq_printf(m, "cut\t\t: %d.%d\n", c->cut_major, c->cut_minor);
  85. show_cpuflags(m, c);
  86. seq_printf(m, "cache type\t: ");
  87. /*
  88. * Check for what type of cache we have, we support both the
  89. * unified cache on the SH-2 and SH-3, as well as the harvard
  90. * style cache on the SH-4.
  91. */
  92. if (c->icache.flags & SH_CACHE_COMBINED) {
  93. seq_printf(m, "unified\n");
  94. show_cacheinfo(m, "cache", c->icache);
  95. } else {
  96. seq_printf(m, "split (harvard)\n");
  97. show_cacheinfo(m, "icache", c->icache);
  98. show_cacheinfo(m, "dcache", c->dcache);
  99. }
  100. /* Optional secondary cache */
  101. if (c->flags & CPU_HAS_L2_CACHE)
  102. show_cacheinfo(m, "scache", c->scache);
  103. seq_printf(m, "address sizes\t: %u bits physical\n", c->phys_bits);
  104. seq_printf(m, "bogomips\t: %lu.%02lu\n",
  105. c->loops_per_jiffy/(500000/HZ),
  106. (c->loops_per_jiffy/(5000/HZ)) % 100);
  107. return 0;
  108. }
  109. static void *c_start(struct seq_file *m, loff_t *pos)
  110. {
  111. return *pos < NR_CPUS ? cpu_data + *pos : NULL;
  112. }
  113. static void *c_next(struct seq_file *m, void *v, loff_t *pos)
  114. {
  115. ++*pos;
  116. return c_start(m, pos);
  117. }
  118. static void c_stop(struct seq_file *m, void *v)
  119. {
  120. }
  121. const struct seq_operations cpuinfo_op = {
  122. .start = c_start,
  123. .next = c_next,
  124. .stop = c_stop,
  125. .show = show_cpuinfo,
  126. };
  127. #endif /* CONFIG_PROC_FS */