1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283 |
- /*
- * arch/sh/kernel/cpu/sh2a/clock-sh7206.c
- *
- * SH7206 support for the clock framework
- *
- * Copyright (C) 2006 Yoshinori Sato
- *
- * Based on clock-sh4.c
- * Copyright (C) 2005 Paul Mundt
- *
- * This file is subject to the terms and conditions of the GNU General Public
- * License. See the file "COPYING" in the main directory of this archive
- * for more details.
- */
- #include <linux/init.h>
- #include <linux/kernel.h>
- #include <asm/clock.h>
- #include <asm/freq.h>
- #include <asm/io.h>
- static const int pll1rate[]={1,2,3,4,6,8};
- static const int pfc_divisors[]={1,2,3,4,6,8,12};
- #define ifc_divisors pfc_divisors
- static unsigned int pll2_mult;
- static void master_clk_init(struct clk *clk)
- {
- clk->rate *= pll2_mult * pll1rate[(__raw_readw(FREQCR) >> 8) & 0x0007];
- }
- static struct sh_clk_ops sh7206_master_clk_ops = {
- .init = master_clk_init,
- };
- static unsigned long module_clk_recalc(struct clk *clk)
- {
- int idx = (__raw_readw(FREQCR) & 0x0007);
- return clk->parent->rate / pfc_divisors[idx];
- }
- static struct sh_clk_ops sh7206_module_clk_ops = {
- .recalc = module_clk_recalc,
- };
- static unsigned long bus_clk_recalc(struct clk *clk)
- {
- return clk->parent->rate / pll1rate[(__raw_readw(FREQCR) >> 8) & 0x0007];
- }
- static struct sh_clk_ops sh7206_bus_clk_ops = {
- .recalc = bus_clk_recalc,
- };
- static unsigned long cpu_clk_recalc(struct clk *clk)
- {
- int idx = (__raw_readw(FREQCR) & 0x0007);
- return clk->parent->rate / ifc_divisors[idx];
- }
- static struct sh_clk_ops sh7206_cpu_clk_ops = {
- .recalc = cpu_clk_recalc,
- };
- static struct sh_clk_ops *sh7206_clk_ops[] = {
- &sh7206_master_clk_ops,
- &sh7206_module_clk_ops,
- &sh7206_bus_clk_ops,
- &sh7206_cpu_clk_ops,
- };
- void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
- {
- if (test_mode_pin(MODE_PIN2 | MODE_PIN1 | MODE_PIN0))
- pll2_mult = 1;
- else if (test_mode_pin(MODE_PIN2 | MODE_PIN1))
- pll2_mult = 2;
- else if (test_mode_pin(MODE_PIN1))
- pll2_mult = 4;
- if (idx < ARRAY_SIZE(sh7206_clk_ops))
- *ops = sh7206_clk_ops[idx];
- }
|