clock-sh7705.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. /*
  2. * arch/sh/kernel/cpu/sh3/clock-sh7705.c
  3. *
  4. * SH7705 support for the clock framework
  5. *
  6. * Copyright (C) 2005 Paul Mundt
  7. *
  8. * FRQCR parsing hacked out of arch/sh/kernel/time.c
  9. *
  10. * Copyright (C) 1999 Tetsuya Okada & Niibe Yutaka
  11. * Copyright (C) 2000 Philipp Rumpf <prumpf@tux.org>
  12. * Copyright (C) 2002, 2003, 2004 Paul Mundt
  13. * Copyright (C) 2002 M. R. Brown <mrbrown@linux-sh.org>
  14. *
  15. * This file is subject to the terms and conditions of the GNU General Public
  16. * License. See the file "COPYING" in the main directory of this archive
  17. * for more details.
  18. */
  19. #include <linux/init.h>
  20. #include <linux/kernel.h>
  21. #include <asm/clock.h>
  22. #include <asm/freq.h>
  23. #include <asm/io.h>
  24. /*
  25. * SH7705 uses the same divisors as the generic SH-3 case, it's just the
  26. * FRQCR layout that is a bit different..
  27. */
  28. static int stc_multipliers[] = { 1, 2, 3, 4, 6, 1, 1, 1 };
  29. static int ifc_divisors[] = { 1, 2, 3, 4, 1, 1, 1, 1 };
  30. static int pfc_divisors[] = { 1, 2, 3, 4, 6, 1, 1, 1 };
  31. static void master_clk_init(struct clk *clk)
  32. {
  33. clk->rate *= pfc_divisors[__raw_readw(FRQCR) & 0x0003];
  34. }
  35. static struct sh_clk_ops sh7705_master_clk_ops = {
  36. .init = master_clk_init,
  37. };
  38. static unsigned long module_clk_recalc(struct clk *clk)
  39. {
  40. int idx = __raw_readw(FRQCR) & 0x0003;
  41. return clk->parent->rate / pfc_divisors[idx];
  42. }
  43. static struct sh_clk_ops sh7705_module_clk_ops = {
  44. .recalc = module_clk_recalc,
  45. };
  46. static unsigned long bus_clk_recalc(struct clk *clk)
  47. {
  48. int idx = (__raw_readw(FRQCR) & 0x0300) >> 8;
  49. return clk->parent->rate / stc_multipliers[idx];
  50. }
  51. static struct sh_clk_ops sh7705_bus_clk_ops = {
  52. .recalc = bus_clk_recalc,
  53. };
  54. static unsigned long cpu_clk_recalc(struct clk *clk)
  55. {
  56. int idx = (__raw_readw(FRQCR) & 0x0030) >> 4;
  57. return clk->parent->rate / ifc_divisors[idx];
  58. }
  59. static struct sh_clk_ops sh7705_cpu_clk_ops = {
  60. .recalc = cpu_clk_recalc,
  61. };
  62. static struct sh_clk_ops *sh7705_clk_ops[] = {
  63. &sh7705_master_clk_ops,
  64. &sh7705_module_clk_ops,
  65. &sh7705_bus_clk_ops,
  66. &sh7705_cpu_clk_ops,
  67. };
  68. void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
  69. {
  70. if (idx < ARRAY_SIZE(sh7705_clk_ops))
  71. *ops = sh7705_clk_ops[idx];
  72. }