irq_64.h 3.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /* irq.h: IRQ registers on the 64-bit Sparc.
  2. *
  3. * Copyright (C) 1996 David S. Miller (davem@davemloft.net)
  4. * Copyright (C) 1998 Jakub Jelinek (jj@ultra.linux.cz)
  5. */
  6. #ifndef _SPARC64_IRQ_H
  7. #define _SPARC64_IRQ_H
  8. #include <linux/linkage.h>
  9. #include <linux/kernel.h>
  10. #include <linux/errno.h>
  11. #include <linux/interrupt.h>
  12. #include <asm/pil.h>
  13. #include <asm/ptrace.h>
  14. /* IMAP/ICLR register defines */
  15. #define IMAP_VALID 0x80000000UL /* IRQ Enabled */
  16. #define IMAP_TID_UPA 0x7c000000UL /* UPA TargetID */
  17. #define IMAP_TID_JBUS 0x7c000000UL /* JBUS TargetID */
  18. #define IMAP_TID_SHIFT 26
  19. #define IMAP_AID_SAFARI 0x7c000000UL /* Safari AgentID */
  20. #define IMAP_AID_SHIFT 26
  21. #define IMAP_NID_SAFARI 0x03e00000UL /* Safari NodeID */
  22. #define IMAP_NID_SHIFT 21
  23. #define IMAP_IGN 0x000007c0UL /* IRQ Group Number */
  24. #define IMAP_INO 0x0000003fUL /* IRQ Number */
  25. #define IMAP_INR 0x000007ffUL /* Full interrupt number*/
  26. #define ICLR_IDLE 0x00000000UL /* Idle state */
  27. #define ICLR_TRANSMIT 0x00000001UL /* Transmit state */
  28. #define ICLR_PENDING 0x00000003UL /* Pending state */
  29. /* The largest number of unique interrupt sources we support.
  30. * If this needs to ever be larger than 255, you need to change
  31. * the type of ino_bucket->irq as appropriate.
  32. *
  33. * ino_bucket->irq allocation is made during {sun4v_,}build_irq().
  34. */
  35. #define NR_IRQS (2048)
  36. void irq_install_pre_handler(int irq,
  37. void (*func)(unsigned int, void *, void *),
  38. void *arg1, void *arg2);
  39. #define irq_canonicalize(irq) (irq)
  40. unsigned int build_irq(int inofixup, unsigned long iclr, unsigned long imap);
  41. unsigned int sun4v_build_irq(u32 devhandle, unsigned int devino);
  42. unsigned int sun4v_build_virq(u32 devhandle, unsigned int devino);
  43. unsigned int sun4v_build_msi(u32 devhandle, unsigned int *irq_p,
  44. unsigned int msi_devino_start,
  45. unsigned int msi_devino_end);
  46. void sun4v_destroy_msi(unsigned int irq);
  47. unsigned int sun4u_build_msi(u32 portid, unsigned int *irq_p,
  48. unsigned int msi_devino_start,
  49. unsigned int msi_devino_end,
  50. unsigned long imap_base,
  51. unsigned long iclr_base);
  52. void sun4u_destroy_msi(unsigned int irq);
  53. unsigned int irq_alloc(unsigned int dev_handle, unsigned int dev_ino);
  54. void irq_free(unsigned int irq);
  55. void __init init_IRQ(void);
  56. void fixup_irqs(void);
  57. static inline void set_softint(unsigned long bits)
  58. {
  59. __asm__ __volatile__("wr %0, 0x0, %%set_softint"
  60. : /* No outputs */
  61. : "r" (bits));
  62. }
  63. static inline void clear_softint(unsigned long bits)
  64. {
  65. __asm__ __volatile__("wr %0, 0x0, %%clear_softint"
  66. : /* No outputs */
  67. : "r" (bits));
  68. }
  69. static inline unsigned long get_softint(void)
  70. {
  71. unsigned long retval;
  72. __asm__ __volatile__("rd %%softint, %0"
  73. : "=r" (retval));
  74. return retval;
  75. }
  76. void arch_trigger_all_cpu_backtrace(bool);
  77. #define arch_trigger_all_cpu_backtrace arch_trigger_all_cpu_backtrace
  78. extern void *hardirq_stack[NR_CPUS];
  79. extern void *softirq_stack[NR_CPUS];
  80. #define __ARCH_HAS_DO_SOFTIRQ
  81. #define NO_IRQ 0xffffffff
  82. #endif