fore200e.c 89 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182
  1. /*
  2. A FORE Systems 200E-series driver for ATM on Linux.
  3. Christophe Lizzi (lizzi@cnam.fr), October 1999-March 2003.
  4. Based on the PCA-200E driver from Uwe Dannowski (Uwe.Dannowski@inf.tu-dresden.de).
  5. This driver simultaneously supports PCA-200E and SBA-200E adapters
  6. on i386, alpha (untested), powerpc, sparc and sparc64 architectures.
  7. This program is free software; you can redistribute it and/or modify
  8. it under the terms of the GNU General Public License as published by
  9. the Free Software Foundation; either version 2 of the License, or
  10. (at your option) any later version.
  11. This program is distributed in the hope that it will be useful,
  12. but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. GNU General Public License for more details.
  15. You should have received a copy of the GNU General Public License
  16. along with this program; if not, write to the Free Software
  17. Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. #include <linux/kernel.h>
  20. #include <linux/slab.h>
  21. #include <linux/init.h>
  22. #include <linux/capability.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/bitops.h>
  25. #include <linux/pci.h>
  26. #include <linux/module.h>
  27. #include <linux/atmdev.h>
  28. #include <linux/sonet.h>
  29. #include <linux/atm_suni.h>
  30. #include <linux/dma-mapping.h>
  31. #include <linux/delay.h>
  32. #include <linux/firmware.h>
  33. #include <asm/io.h>
  34. #include <asm/string.h>
  35. #include <asm/page.h>
  36. #include <asm/irq.h>
  37. #include <asm/dma.h>
  38. #include <asm/byteorder.h>
  39. #include <asm/uaccess.h>
  40. #include <linux/atomic.h>
  41. #ifdef CONFIG_SBUS
  42. #include <linux/of.h>
  43. #include <linux/of_device.h>
  44. #include <asm/idprom.h>
  45. #include <asm/openprom.h>
  46. #include <asm/oplib.h>
  47. #include <asm/pgtable.h>
  48. #endif
  49. #if defined(CONFIG_ATM_FORE200E_USE_TASKLET) /* defer interrupt work to a tasklet */
  50. #define FORE200E_USE_TASKLET
  51. #endif
  52. #if 0 /* enable the debugging code of the buffer supply queues */
  53. #define FORE200E_BSQ_DEBUG
  54. #endif
  55. #if 1 /* ensure correct handling of 52-byte AAL0 SDUs expected by atmdump-like apps */
  56. #define FORE200E_52BYTE_AAL0_SDU
  57. #endif
  58. #include "fore200e.h"
  59. #include "suni.h"
  60. #define FORE200E_VERSION "0.3e"
  61. #define FORE200E "fore200e: "
  62. #if 0 /* override .config */
  63. #define CONFIG_ATM_FORE200E_DEBUG 1
  64. #endif
  65. #if defined(CONFIG_ATM_FORE200E_DEBUG) && (CONFIG_ATM_FORE200E_DEBUG > 0)
  66. #define DPRINTK(level, format, args...) do { if (CONFIG_ATM_FORE200E_DEBUG >= (level)) \
  67. printk(FORE200E format, ##args); } while (0)
  68. #else
  69. #define DPRINTK(level, format, args...) do {} while (0)
  70. #endif
  71. #define FORE200E_ALIGN(addr, alignment) \
  72. ((((unsigned long)(addr) + (alignment - 1)) & ~(alignment - 1)) - (unsigned long)(addr))
  73. #define FORE200E_DMA_INDEX(dma_addr, type, index) ((dma_addr) + (index) * sizeof(type))
  74. #define FORE200E_INDEX(virt_addr, type, index) (&((type *)(virt_addr))[ index ])
  75. #define FORE200E_NEXT_ENTRY(index, modulo) (index = ((index) + 1) % (modulo))
  76. #if 1
  77. #define ASSERT(expr) if (!(expr)) { \
  78. printk(FORE200E "assertion failed! %s[%d]: %s\n", \
  79. __func__, __LINE__, #expr); \
  80. panic(FORE200E "%s", __func__); \
  81. }
  82. #else
  83. #define ASSERT(expr) do {} while (0)
  84. #endif
  85. static const struct atmdev_ops fore200e_ops;
  86. static const struct fore200e_bus fore200e_bus[];
  87. static LIST_HEAD(fore200e_boards);
  88. MODULE_AUTHOR("Christophe Lizzi - credits to Uwe Dannowski and Heikki Vatiainen");
  89. MODULE_DESCRIPTION("FORE Systems 200E-series ATM driver - version " FORE200E_VERSION);
  90. MODULE_SUPPORTED_DEVICE("PCA-200E, SBA-200E");
  91. static const int fore200e_rx_buf_nbr[ BUFFER_SCHEME_NBR ][ BUFFER_MAGN_NBR ] = {
  92. { BUFFER_S1_NBR, BUFFER_L1_NBR },
  93. { BUFFER_S2_NBR, BUFFER_L2_NBR }
  94. };
  95. static const int fore200e_rx_buf_size[ BUFFER_SCHEME_NBR ][ BUFFER_MAGN_NBR ] = {
  96. { BUFFER_S1_SIZE, BUFFER_L1_SIZE },
  97. { BUFFER_S2_SIZE, BUFFER_L2_SIZE }
  98. };
  99. #if defined(CONFIG_ATM_FORE200E_DEBUG) && (CONFIG_ATM_FORE200E_DEBUG > 0)
  100. static const char* fore200e_traffic_class[] = { "NONE", "UBR", "CBR", "VBR", "ABR", "ANY" };
  101. #endif
  102. #if 0 /* currently unused */
  103. static int
  104. fore200e_fore2atm_aal(enum fore200e_aal aal)
  105. {
  106. switch(aal) {
  107. case FORE200E_AAL0: return ATM_AAL0;
  108. case FORE200E_AAL34: return ATM_AAL34;
  109. case FORE200E_AAL5: return ATM_AAL5;
  110. }
  111. return -EINVAL;
  112. }
  113. #endif
  114. static enum fore200e_aal
  115. fore200e_atm2fore_aal(int aal)
  116. {
  117. switch(aal) {
  118. case ATM_AAL0: return FORE200E_AAL0;
  119. case ATM_AAL34: return FORE200E_AAL34;
  120. case ATM_AAL1:
  121. case ATM_AAL2:
  122. case ATM_AAL5: return FORE200E_AAL5;
  123. }
  124. return -EINVAL;
  125. }
  126. static char*
  127. fore200e_irq_itoa(int irq)
  128. {
  129. static char str[8];
  130. sprintf(str, "%d", irq);
  131. return str;
  132. }
  133. /* allocate and align a chunk of memory intended to hold the data behing exchanged
  134. between the driver and the adapter (using streaming DVMA) */
  135. static int
  136. fore200e_chunk_alloc(struct fore200e* fore200e, struct chunk* chunk, int size, int alignment, int direction)
  137. {
  138. unsigned long offset = 0;
  139. if (alignment <= sizeof(int))
  140. alignment = 0;
  141. chunk->alloc_size = size + alignment;
  142. chunk->align_size = size;
  143. chunk->direction = direction;
  144. chunk->alloc_addr = kzalloc(chunk->alloc_size, GFP_KERNEL | GFP_DMA);
  145. if (chunk->alloc_addr == NULL)
  146. return -ENOMEM;
  147. if (alignment > 0)
  148. offset = FORE200E_ALIGN(chunk->alloc_addr, alignment);
  149. chunk->align_addr = chunk->alloc_addr + offset;
  150. chunk->dma_addr = fore200e->bus->dma_map(fore200e, chunk->align_addr, chunk->align_size, direction);
  151. return 0;
  152. }
  153. /* free a chunk of memory */
  154. static void
  155. fore200e_chunk_free(struct fore200e* fore200e, struct chunk* chunk)
  156. {
  157. fore200e->bus->dma_unmap(fore200e, chunk->dma_addr, chunk->dma_size, chunk->direction);
  158. kfree(chunk->alloc_addr);
  159. }
  160. static void
  161. fore200e_spin(int msecs)
  162. {
  163. unsigned long timeout = jiffies + msecs_to_jiffies(msecs);
  164. while (time_before(jiffies, timeout));
  165. }
  166. static int
  167. fore200e_poll(struct fore200e* fore200e, volatile u32* addr, u32 val, int msecs)
  168. {
  169. unsigned long timeout = jiffies + msecs_to_jiffies(msecs);
  170. int ok;
  171. mb();
  172. do {
  173. if ((ok = (*addr == val)) || (*addr & STATUS_ERROR))
  174. break;
  175. } while (time_before(jiffies, timeout));
  176. #if 1
  177. if (!ok) {
  178. printk(FORE200E "cmd polling failed, got status 0x%08x, expected 0x%08x\n",
  179. *addr, val);
  180. }
  181. #endif
  182. return ok;
  183. }
  184. static int
  185. fore200e_io_poll(struct fore200e* fore200e, volatile u32 __iomem *addr, u32 val, int msecs)
  186. {
  187. unsigned long timeout = jiffies + msecs_to_jiffies(msecs);
  188. int ok;
  189. do {
  190. if ((ok = (fore200e->bus->read(addr) == val)))
  191. break;
  192. } while (time_before(jiffies, timeout));
  193. #if 1
  194. if (!ok) {
  195. printk(FORE200E "I/O polling failed, got status 0x%08x, expected 0x%08x\n",
  196. fore200e->bus->read(addr), val);
  197. }
  198. #endif
  199. return ok;
  200. }
  201. static void
  202. fore200e_free_rx_buf(struct fore200e* fore200e)
  203. {
  204. int scheme, magn, nbr;
  205. struct buffer* buffer;
  206. for (scheme = 0; scheme < BUFFER_SCHEME_NBR; scheme++) {
  207. for (magn = 0; magn < BUFFER_MAGN_NBR; magn++) {
  208. if ((buffer = fore200e->host_bsq[ scheme ][ magn ].buffer) != NULL) {
  209. for (nbr = 0; nbr < fore200e_rx_buf_nbr[ scheme ][ magn ]; nbr++) {
  210. struct chunk* data = &buffer[ nbr ].data;
  211. if (data->alloc_addr != NULL)
  212. fore200e_chunk_free(fore200e, data);
  213. }
  214. }
  215. }
  216. }
  217. }
  218. static void
  219. fore200e_uninit_bs_queue(struct fore200e* fore200e)
  220. {
  221. int scheme, magn;
  222. for (scheme = 0; scheme < BUFFER_SCHEME_NBR; scheme++) {
  223. for (magn = 0; magn < BUFFER_MAGN_NBR; magn++) {
  224. struct chunk* status = &fore200e->host_bsq[ scheme ][ magn ].status;
  225. struct chunk* rbd_block = &fore200e->host_bsq[ scheme ][ magn ].rbd_block;
  226. if (status->alloc_addr)
  227. fore200e->bus->dma_chunk_free(fore200e, status);
  228. if (rbd_block->alloc_addr)
  229. fore200e->bus->dma_chunk_free(fore200e, rbd_block);
  230. }
  231. }
  232. }
  233. static int
  234. fore200e_reset(struct fore200e* fore200e, int diag)
  235. {
  236. int ok;
  237. fore200e->cp_monitor = fore200e->virt_base + FORE200E_CP_MONITOR_OFFSET;
  238. fore200e->bus->write(BSTAT_COLD_START, &fore200e->cp_monitor->bstat);
  239. fore200e->bus->reset(fore200e);
  240. if (diag) {
  241. ok = fore200e_io_poll(fore200e, &fore200e->cp_monitor->bstat, BSTAT_SELFTEST_OK, 1000);
  242. if (ok == 0) {
  243. printk(FORE200E "device %s self-test failed\n", fore200e->name);
  244. return -ENODEV;
  245. }
  246. printk(FORE200E "device %s self-test passed\n", fore200e->name);
  247. fore200e->state = FORE200E_STATE_RESET;
  248. }
  249. return 0;
  250. }
  251. static void
  252. fore200e_shutdown(struct fore200e* fore200e)
  253. {
  254. printk(FORE200E "removing device %s at 0x%lx, IRQ %s\n",
  255. fore200e->name, fore200e->phys_base,
  256. fore200e_irq_itoa(fore200e->irq));
  257. if (fore200e->state > FORE200E_STATE_RESET) {
  258. /* first, reset the board to prevent further interrupts or data transfers */
  259. fore200e_reset(fore200e, 0);
  260. }
  261. /* then, release all allocated resources */
  262. switch(fore200e->state) {
  263. case FORE200E_STATE_COMPLETE:
  264. kfree(fore200e->stats);
  265. case FORE200E_STATE_IRQ:
  266. free_irq(fore200e->irq, fore200e->atm_dev);
  267. case FORE200E_STATE_ALLOC_BUF:
  268. fore200e_free_rx_buf(fore200e);
  269. case FORE200E_STATE_INIT_BSQ:
  270. fore200e_uninit_bs_queue(fore200e);
  271. case FORE200E_STATE_INIT_RXQ:
  272. fore200e->bus->dma_chunk_free(fore200e, &fore200e->host_rxq.status);
  273. fore200e->bus->dma_chunk_free(fore200e, &fore200e->host_rxq.rpd);
  274. case FORE200E_STATE_INIT_TXQ:
  275. fore200e->bus->dma_chunk_free(fore200e, &fore200e->host_txq.status);
  276. fore200e->bus->dma_chunk_free(fore200e, &fore200e->host_txq.tpd);
  277. case FORE200E_STATE_INIT_CMDQ:
  278. fore200e->bus->dma_chunk_free(fore200e, &fore200e->host_cmdq.status);
  279. case FORE200E_STATE_INITIALIZE:
  280. /* nothing to do for that state */
  281. case FORE200E_STATE_START_FW:
  282. /* nothing to do for that state */
  283. case FORE200E_STATE_RESET:
  284. /* nothing to do for that state */
  285. case FORE200E_STATE_MAP:
  286. fore200e->bus->unmap(fore200e);
  287. case FORE200E_STATE_CONFIGURE:
  288. /* nothing to do for that state */
  289. case FORE200E_STATE_REGISTER:
  290. /* XXX shouldn't we *start* by deregistering the device? */
  291. atm_dev_deregister(fore200e->atm_dev);
  292. case FORE200E_STATE_BLANK:
  293. /* nothing to do for that state */
  294. break;
  295. }
  296. }
  297. #ifdef CONFIG_PCI
  298. static u32 fore200e_pca_read(volatile u32 __iomem *addr)
  299. {
  300. /* on big-endian hosts, the board is configured to convert
  301. the endianess of slave RAM accesses */
  302. return le32_to_cpu(readl(addr));
  303. }
  304. static void fore200e_pca_write(u32 val, volatile u32 __iomem *addr)
  305. {
  306. /* on big-endian hosts, the board is configured to convert
  307. the endianess of slave RAM accesses */
  308. writel(cpu_to_le32(val), addr);
  309. }
  310. static u32
  311. fore200e_pca_dma_map(struct fore200e* fore200e, void* virt_addr, int size, int direction)
  312. {
  313. u32 dma_addr = dma_map_single(&((struct pci_dev *) fore200e->bus_dev)->dev, virt_addr, size, direction);
  314. DPRINTK(3, "PCI DVMA mapping: virt_addr = 0x%p, size = %d, direction = %d, --> dma_addr = 0x%08x\n",
  315. virt_addr, size, direction, dma_addr);
  316. return dma_addr;
  317. }
  318. static void
  319. fore200e_pca_dma_unmap(struct fore200e* fore200e, u32 dma_addr, int size, int direction)
  320. {
  321. DPRINTK(3, "PCI DVMA unmapping: dma_addr = 0x%08x, size = %d, direction = %d\n",
  322. dma_addr, size, direction);
  323. dma_unmap_single(&((struct pci_dev *) fore200e->bus_dev)->dev, dma_addr, size, direction);
  324. }
  325. static void
  326. fore200e_pca_dma_sync_for_cpu(struct fore200e* fore200e, u32 dma_addr, int size, int direction)
  327. {
  328. DPRINTK(3, "PCI DVMA sync: dma_addr = 0x%08x, size = %d, direction = %d\n", dma_addr, size, direction);
  329. dma_sync_single_for_cpu(&((struct pci_dev *) fore200e->bus_dev)->dev, dma_addr, size, direction);
  330. }
  331. static void
  332. fore200e_pca_dma_sync_for_device(struct fore200e* fore200e, u32 dma_addr, int size, int direction)
  333. {
  334. DPRINTK(3, "PCI DVMA sync: dma_addr = 0x%08x, size = %d, direction = %d\n", dma_addr, size, direction);
  335. dma_sync_single_for_device(&((struct pci_dev *) fore200e->bus_dev)->dev, dma_addr, size, direction);
  336. }
  337. /* allocate a DMA consistent chunk of memory intended to act as a communication mechanism
  338. (to hold descriptors, status, queues, etc.) shared by the driver and the adapter */
  339. static int
  340. fore200e_pca_dma_chunk_alloc(struct fore200e* fore200e, struct chunk* chunk,
  341. int size, int nbr, int alignment)
  342. {
  343. /* returned chunks are page-aligned */
  344. chunk->alloc_size = size * nbr;
  345. chunk->alloc_addr = dma_alloc_coherent(&((struct pci_dev *) fore200e->bus_dev)->dev,
  346. chunk->alloc_size,
  347. &chunk->dma_addr,
  348. GFP_KERNEL);
  349. if ((chunk->alloc_addr == NULL) || (chunk->dma_addr == 0))
  350. return -ENOMEM;
  351. chunk->align_addr = chunk->alloc_addr;
  352. return 0;
  353. }
  354. /* free a DMA consistent chunk of memory */
  355. static void
  356. fore200e_pca_dma_chunk_free(struct fore200e* fore200e, struct chunk* chunk)
  357. {
  358. dma_free_coherent(&((struct pci_dev *) fore200e->bus_dev)->dev,
  359. chunk->alloc_size,
  360. chunk->alloc_addr,
  361. chunk->dma_addr);
  362. }
  363. static int
  364. fore200e_pca_irq_check(struct fore200e* fore200e)
  365. {
  366. /* this is a 1 bit register */
  367. int irq_posted = readl(fore200e->regs.pca.psr);
  368. #if defined(CONFIG_ATM_FORE200E_DEBUG) && (CONFIG_ATM_FORE200E_DEBUG == 2)
  369. if (irq_posted && (readl(fore200e->regs.pca.hcr) & PCA200E_HCR_OUTFULL)) {
  370. DPRINTK(2,"FIFO OUT full, device %d\n", fore200e->atm_dev->number);
  371. }
  372. #endif
  373. return irq_posted;
  374. }
  375. static void
  376. fore200e_pca_irq_ack(struct fore200e* fore200e)
  377. {
  378. writel(PCA200E_HCR_CLRINTR, fore200e->regs.pca.hcr);
  379. }
  380. static void
  381. fore200e_pca_reset(struct fore200e* fore200e)
  382. {
  383. writel(PCA200E_HCR_RESET, fore200e->regs.pca.hcr);
  384. fore200e_spin(10);
  385. writel(0, fore200e->regs.pca.hcr);
  386. }
  387. static int fore200e_pca_map(struct fore200e* fore200e)
  388. {
  389. DPRINTK(2, "device %s being mapped in memory\n", fore200e->name);
  390. fore200e->virt_base = ioremap(fore200e->phys_base, PCA200E_IOSPACE_LENGTH);
  391. if (fore200e->virt_base == NULL) {
  392. printk(FORE200E "can't map device %s\n", fore200e->name);
  393. return -EFAULT;
  394. }
  395. DPRINTK(1, "device %s mapped to 0x%p\n", fore200e->name, fore200e->virt_base);
  396. /* gain access to the PCA specific registers */
  397. fore200e->regs.pca.hcr = fore200e->virt_base + PCA200E_HCR_OFFSET;
  398. fore200e->regs.pca.imr = fore200e->virt_base + PCA200E_IMR_OFFSET;
  399. fore200e->regs.pca.psr = fore200e->virt_base + PCA200E_PSR_OFFSET;
  400. fore200e->state = FORE200E_STATE_MAP;
  401. return 0;
  402. }
  403. static void
  404. fore200e_pca_unmap(struct fore200e* fore200e)
  405. {
  406. DPRINTK(2, "device %s being unmapped from memory\n", fore200e->name);
  407. if (fore200e->virt_base != NULL)
  408. iounmap(fore200e->virt_base);
  409. }
  410. static int fore200e_pca_configure(struct fore200e *fore200e)
  411. {
  412. struct pci_dev* pci_dev = (struct pci_dev*)fore200e->bus_dev;
  413. u8 master_ctrl, latency;
  414. DPRINTK(2, "device %s being configured\n", fore200e->name);
  415. if ((pci_dev->irq == 0) || (pci_dev->irq == 0xFF)) {
  416. printk(FORE200E "incorrect IRQ setting - misconfigured PCI-PCI bridge?\n");
  417. return -EIO;
  418. }
  419. pci_read_config_byte(pci_dev, PCA200E_PCI_MASTER_CTRL, &master_ctrl);
  420. master_ctrl = master_ctrl
  421. #if defined(__BIG_ENDIAN)
  422. /* request the PCA board to convert the endianess of slave RAM accesses */
  423. | PCA200E_CTRL_CONVERT_ENDIAN
  424. #endif
  425. #if 0
  426. | PCA200E_CTRL_DIS_CACHE_RD
  427. | PCA200E_CTRL_DIS_WRT_INVAL
  428. | PCA200E_CTRL_ENA_CONT_REQ_MODE
  429. | PCA200E_CTRL_2_CACHE_WRT_INVAL
  430. #endif
  431. | PCA200E_CTRL_LARGE_PCI_BURSTS;
  432. pci_write_config_byte(pci_dev, PCA200E_PCI_MASTER_CTRL, master_ctrl);
  433. /* raise latency from 32 (default) to 192, as this seems to prevent NIC
  434. lockups (under heavy rx loads) due to continuous 'FIFO OUT full' condition.
  435. this may impact the performances of other PCI devices on the same bus, though */
  436. latency = 192;
  437. pci_write_config_byte(pci_dev, PCI_LATENCY_TIMER, latency);
  438. fore200e->state = FORE200E_STATE_CONFIGURE;
  439. return 0;
  440. }
  441. static int __init
  442. fore200e_pca_prom_read(struct fore200e* fore200e, struct prom_data* prom)
  443. {
  444. struct host_cmdq* cmdq = &fore200e->host_cmdq;
  445. struct host_cmdq_entry* entry = &cmdq->host_entry[ cmdq->head ];
  446. struct prom_opcode opcode;
  447. int ok;
  448. u32 prom_dma;
  449. FORE200E_NEXT_ENTRY(cmdq->head, QUEUE_SIZE_CMD);
  450. opcode.opcode = OPCODE_GET_PROM;
  451. opcode.pad = 0;
  452. prom_dma = fore200e->bus->dma_map(fore200e, prom, sizeof(struct prom_data), DMA_FROM_DEVICE);
  453. fore200e->bus->write(prom_dma, &entry->cp_entry->cmd.prom_block.prom_haddr);
  454. *entry->status = STATUS_PENDING;
  455. fore200e->bus->write(*(u32*)&opcode, (u32 __iomem *)&entry->cp_entry->cmd.prom_block.opcode);
  456. ok = fore200e_poll(fore200e, entry->status, STATUS_COMPLETE, 400);
  457. *entry->status = STATUS_FREE;
  458. fore200e->bus->dma_unmap(fore200e, prom_dma, sizeof(struct prom_data), DMA_FROM_DEVICE);
  459. if (ok == 0) {
  460. printk(FORE200E "unable to get PROM data from device %s\n", fore200e->name);
  461. return -EIO;
  462. }
  463. #if defined(__BIG_ENDIAN)
  464. #define swap_here(addr) (*((u32*)(addr)) = swab32( *((u32*)(addr)) ))
  465. /* MAC address is stored as little-endian */
  466. swap_here(&prom->mac_addr[0]);
  467. swap_here(&prom->mac_addr[4]);
  468. #endif
  469. return 0;
  470. }
  471. static int
  472. fore200e_pca_proc_read(struct fore200e* fore200e, char *page)
  473. {
  474. struct pci_dev* pci_dev = (struct pci_dev*)fore200e->bus_dev;
  475. return sprintf(page, " PCI bus/slot/function:\t%d/%d/%d\n",
  476. pci_dev->bus->number, PCI_SLOT(pci_dev->devfn), PCI_FUNC(pci_dev->devfn));
  477. }
  478. #endif /* CONFIG_PCI */
  479. #ifdef CONFIG_SBUS
  480. static u32 fore200e_sba_read(volatile u32 __iomem *addr)
  481. {
  482. return sbus_readl(addr);
  483. }
  484. static void fore200e_sba_write(u32 val, volatile u32 __iomem *addr)
  485. {
  486. sbus_writel(val, addr);
  487. }
  488. static u32 fore200e_sba_dma_map(struct fore200e *fore200e, void* virt_addr, int size, int direction)
  489. {
  490. struct platform_device *op = fore200e->bus_dev;
  491. u32 dma_addr;
  492. dma_addr = dma_map_single(&op->dev, virt_addr, size, direction);
  493. DPRINTK(3, "SBUS DVMA mapping: virt_addr = 0x%p, size = %d, direction = %d --> dma_addr = 0x%08x\n",
  494. virt_addr, size, direction, dma_addr);
  495. return dma_addr;
  496. }
  497. static void fore200e_sba_dma_unmap(struct fore200e *fore200e, u32 dma_addr, int size, int direction)
  498. {
  499. struct platform_device *op = fore200e->bus_dev;
  500. DPRINTK(3, "SBUS DVMA unmapping: dma_addr = 0x%08x, size = %d, direction = %d,\n",
  501. dma_addr, size, direction);
  502. dma_unmap_single(&op->dev, dma_addr, size, direction);
  503. }
  504. static void fore200e_sba_dma_sync_for_cpu(struct fore200e *fore200e, u32 dma_addr, int size, int direction)
  505. {
  506. struct platform_device *op = fore200e->bus_dev;
  507. DPRINTK(3, "SBUS DVMA sync: dma_addr = 0x%08x, size = %d, direction = %d\n", dma_addr, size, direction);
  508. dma_sync_single_for_cpu(&op->dev, dma_addr, size, direction);
  509. }
  510. static void fore200e_sba_dma_sync_for_device(struct fore200e *fore200e, u32 dma_addr, int size, int direction)
  511. {
  512. struct platform_device *op = fore200e->bus_dev;
  513. DPRINTK(3, "SBUS DVMA sync: dma_addr = 0x%08x, size = %d, direction = %d\n", dma_addr, size, direction);
  514. dma_sync_single_for_device(&op->dev, dma_addr, size, direction);
  515. }
  516. /* Allocate a DVMA consistent chunk of memory intended to act as a communication mechanism
  517. * (to hold descriptors, status, queues, etc.) shared by the driver and the adapter.
  518. */
  519. static int fore200e_sba_dma_chunk_alloc(struct fore200e *fore200e, struct chunk *chunk,
  520. int size, int nbr, int alignment)
  521. {
  522. struct platform_device *op = fore200e->bus_dev;
  523. chunk->alloc_size = chunk->align_size = size * nbr;
  524. /* returned chunks are page-aligned */
  525. chunk->alloc_addr = dma_alloc_coherent(&op->dev, chunk->alloc_size,
  526. &chunk->dma_addr, GFP_ATOMIC);
  527. if ((chunk->alloc_addr == NULL) || (chunk->dma_addr == 0))
  528. return -ENOMEM;
  529. chunk->align_addr = chunk->alloc_addr;
  530. return 0;
  531. }
  532. /* free a DVMA consistent chunk of memory */
  533. static void fore200e_sba_dma_chunk_free(struct fore200e *fore200e, struct chunk *chunk)
  534. {
  535. struct platform_device *op = fore200e->bus_dev;
  536. dma_free_coherent(&op->dev, chunk->alloc_size,
  537. chunk->alloc_addr, chunk->dma_addr);
  538. }
  539. static void fore200e_sba_irq_enable(struct fore200e *fore200e)
  540. {
  541. u32 hcr = fore200e->bus->read(fore200e->regs.sba.hcr) & SBA200E_HCR_STICKY;
  542. fore200e->bus->write(hcr | SBA200E_HCR_INTR_ENA, fore200e->regs.sba.hcr);
  543. }
  544. static int fore200e_sba_irq_check(struct fore200e *fore200e)
  545. {
  546. return fore200e->bus->read(fore200e->regs.sba.hcr) & SBA200E_HCR_INTR_REQ;
  547. }
  548. static void fore200e_sba_irq_ack(struct fore200e *fore200e)
  549. {
  550. u32 hcr = fore200e->bus->read(fore200e->regs.sba.hcr) & SBA200E_HCR_STICKY;
  551. fore200e->bus->write(hcr | SBA200E_HCR_INTR_CLR, fore200e->regs.sba.hcr);
  552. }
  553. static void fore200e_sba_reset(struct fore200e *fore200e)
  554. {
  555. fore200e->bus->write(SBA200E_HCR_RESET, fore200e->regs.sba.hcr);
  556. fore200e_spin(10);
  557. fore200e->bus->write(0, fore200e->regs.sba.hcr);
  558. }
  559. static int __init fore200e_sba_map(struct fore200e *fore200e)
  560. {
  561. struct platform_device *op = fore200e->bus_dev;
  562. unsigned int bursts;
  563. /* gain access to the SBA specific registers */
  564. fore200e->regs.sba.hcr = of_ioremap(&op->resource[0], 0, SBA200E_HCR_LENGTH, "SBA HCR");
  565. fore200e->regs.sba.bsr = of_ioremap(&op->resource[1], 0, SBA200E_BSR_LENGTH, "SBA BSR");
  566. fore200e->regs.sba.isr = of_ioremap(&op->resource[2], 0, SBA200E_ISR_LENGTH, "SBA ISR");
  567. fore200e->virt_base = of_ioremap(&op->resource[3], 0, SBA200E_RAM_LENGTH, "SBA RAM");
  568. if (!fore200e->virt_base) {
  569. printk(FORE200E "unable to map RAM of device %s\n", fore200e->name);
  570. return -EFAULT;
  571. }
  572. DPRINTK(1, "device %s mapped to 0x%p\n", fore200e->name, fore200e->virt_base);
  573. fore200e->bus->write(0x02, fore200e->regs.sba.isr); /* XXX hardwired interrupt level */
  574. /* get the supported DVMA burst sizes */
  575. bursts = of_getintprop_default(op->dev.of_node->parent, "burst-sizes", 0x00);
  576. if (sbus_can_dma_64bit())
  577. sbus_set_sbus64(&op->dev, bursts);
  578. fore200e->state = FORE200E_STATE_MAP;
  579. return 0;
  580. }
  581. static void fore200e_sba_unmap(struct fore200e *fore200e)
  582. {
  583. struct platform_device *op = fore200e->bus_dev;
  584. of_iounmap(&op->resource[0], fore200e->regs.sba.hcr, SBA200E_HCR_LENGTH);
  585. of_iounmap(&op->resource[1], fore200e->regs.sba.bsr, SBA200E_BSR_LENGTH);
  586. of_iounmap(&op->resource[2], fore200e->regs.sba.isr, SBA200E_ISR_LENGTH);
  587. of_iounmap(&op->resource[3], fore200e->virt_base, SBA200E_RAM_LENGTH);
  588. }
  589. static int __init fore200e_sba_configure(struct fore200e *fore200e)
  590. {
  591. fore200e->state = FORE200E_STATE_CONFIGURE;
  592. return 0;
  593. }
  594. static int __init fore200e_sba_prom_read(struct fore200e *fore200e, struct prom_data *prom)
  595. {
  596. struct platform_device *op = fore200e->bus_dev;
  597. const u8 *prop;
  598. int len;
  599. prop = of_get_property(op->dev.of_node, "madaddrlo2", &len);
  600. if (!prop)
  601. return -ENODEV;
  602. memcpy(&prom->mac_addr[4], prop, 4);
  603. prop = of_get_property(op->dev.of_node, "madaddrhi4", &len);
  604. if (!prop)
  605. return -ENODEV;
  606. memcpy(&prom->mac_addr[2], prop, 4);
  607. prom->serial_number = of_getintprop_default(op->dev.of_node,
  608. "serialnumber", 0);
  609. prom->hw_revision = of_getintprop_default(op->dev.of_node,
  610. "promversion", 0);
  611. return 0;
  612. }
  613. static int fore200e_sba_proc_read(struct fore200e *fore200e, char *page)
  614. {
  615. struct platform_device *op = fore200e->bus_dev;
  616. const struct linux_prom_registers *regs;
  617. regs = of_get_property(op->dev.of_node, "reg", NULL);
  618. return sprintf(page, " SBUS slot/device:\t\t%d/'%s'\n",
  619. (regs ? regs->which_io : 0), op->dev.of_node->name);
  620. }
  621. #endif /* CONFIG_SBUS */
  622. static void
  623. fore200e_tx_irq(struct fore200e* fore200e)
  624. {
  625. struct host_txq* txq = &fore200e->host_txq;
  626. struct host_txq_entry* entry;
  627. struct atm_vcc* vcc;
  628. struct fore200e_vc_map* vc_map;
  629. if (fore200e->host_txq.txing == 0)
  630. return;
  631. for (;;) {
  632. entry = &txq->host_entry[ txq->tail ];
  633. if ((*entry->status & STATUS_COMPLETE) == 0) {
  634. break;
  635. }
  636. DPRINTK(3, "TX COMPLETED: entry = %p [tail = %d], vc_map = %p, skb = %p\n",
  637. entry, txq->tail, entry->vc_map, entry->skb);
  638. /* free copy of misaligned data */
  639. kfree(entry->data);
  640. /* remove DMA mapping */
  641. fore200e->bus->dma_unmap(fore200e, entry->tpd->tsd[ 0 ].buffer, entry->tpd->tsd[ 0 ].length,
  642. DMA_TO_DEVICE);
  643. vc_map = entry->vc_map;
  644. /* vcc closed since the time the entry was submitted for tx? */
  645. if ((vc_map->vcc == NULL) ||
  646. (test_bit(ATM_VF_READY, &vc_map->vcc->flags) == 0)) {
  647. DPRINTK(1, "no ready vcc found for PDU sent on device %d\n",
  648. fore200e->atm_dev->number);
  649. dev_kfree_skb_any(entry->skb);
  650. }
  651. else {
  652. ASSERT(vc_map->vcc);
  653. /* vcc closed then immediately re-opened? */
  654. if (vc_map->incarn != entry->incarn) {
  655. /* when a vcc is closed, some PDUs may be still pending in the tx queue.
  656. if the same vcc is immediately re-opened, those pending PDUs must
  657. not be popped after the completion of their emission, as they refer
  658. to the prior incarnation of that vcc. otherwise, sk_atm(vcc)->sk_wmem_alloc
  659. would be decremented by the size of the (unrelated) skb, possibly
  660. leading to a negative sk->sk_wmem_alloc count, ultimately freezing the vcc.
  661. we thus bind the tx entry to the current incarnation of the vcc
  662. when the entry is submitted for tx. When the tx later completes,
  663. if the incarnation number of the tx entry does not match the one
  664. of the vcc, then this implies that the vcc has been closed then re-opened.
  665. we thus just drop the skb here. */
  666. DPRINTK(1, "vcc closed-then-re-opened; dropping PDU sent on device %d\n",
  667. fore200e->atm_dev->number);
  668. dev_kfree_skb_any(entry->skb);
  669. }
  670. else {
  671. vcc = vc_map->vcc;
  672. ASSERT(vcc);
  673. /* notify tx completion */
  674. if (vcc->pop) {
  675. vcc->pop(vcc, entry->skb);
  676. }
  677. else {
  678. dev_kfree_skb_any(entry->skb);
  679. }
  680. #if 1
  681. /* race fixed by the above incarnation mechanism, but... */
  682. if (atomic_read(&sk_atm(vcc)->sk_wmem_alloc) < 0) {
  683. atomic_set(&sk_atm(vcc)->sk_wmem_alloc, 0);
  684. }
  685. #endif
  686. /* check error condition */
  687. if (*entry->status & STATUS_ERROR)
  688. atomic_inc(&vcc->stats->tx_err);
  689. else
  690. atomic_inc(&vcc->stats->tx);
  691. }
  692. }
  693. *entry->status = STATUS_FREE;
  694. fore200e->host_txq.txing--;
  695. FORE200E_NEXT_ENTRY(txq->tail, QUEUE_SIZE_TX);
  696. }
  697. }
  698. #ifdef FORE200E_BSQ_DEBUG
  699. int bsq_audit(int where, struct host_bsq* bsq, int scheme, int magn)
  700. {
  701. struct buffer* buffer;
  702. int count = 0;
  703. buffer = bsq->freebuf;
  704. while (buffer) {
  705. if (buffer->supplied) {
  706. printk(FORE200E "bsq_audit(%d): queue %d.%d, buffer %ld supplied but in free list!\n",
  707. where, scheme, magn, buffer->index);
  708. }
  709. if (buffer->magn != magn) {
  710. printk(FORE200E "bsq_audit(%d): queue %d.%d, buffer %ld, unexpected magn = %d\n",
  711. where, scheme, magn, buffer->index, buffer->magn);
  712. }
  713. if (buffer->scheme != scheme) {
  714. printk(FORE200E "bsq_audit(%d): queue %d.%d, buffer %ld, unexpected scheme = %d\n",
  715. where, scheme, magn, buffer->index, buffer->scheme);
  716. }
  717. if ((buffer->index < 0) || (buffer->index >= fore200e_rx_buf_nbr[ scheme ][ magn ])) {
  718. printk(FORE200E "bsq_audit(%d): queue %d.%d, out of range buffer index = %ld !\n",
  719. where, scheme, magn, buffer->index);
  720. }
  721. count++;
  722. buffer = buffer->next;
  723. }
  724. if (count != bsq->freebuf_count) {
  725. printk(FORE200E "bsq_audit(%d): queue %d.%d, %d bufs in free list, but freebuf_count = %d\n",
  726. where, scheme, magn, count, bsq->freebuf_count);
  727. }
  728. return 0;
  729. }
  730. #endif
  731. static void
  732. fore200e_supply(struct fore200e* fore200e)
  733. {
  734. int scheme, magn, i;
  735. struct host_bsq* bsq;
  736. struct host_bsq_entry* entry;
  737. struct buffer* buffer;
  738. for (scheme = 0; scheme < BUFFER_SCHEME_NBR; scheme++) {
  739. for (magn = 0; magn < BUFFER_MAGN_NBR; magn++) {
  740. bsq = &fore200e->host_bsq[ scheme ][ magn ];
  741. #ifdef FORE200E_BSQ_DEBUG
  742. bsq_audit(1, bsq, scheme, magn);
  743. #endif
  744. while (bsq->freebuf_count >= RBD_BLK_SIZE) {
  745. DPRINTK(2, "supplying %d rx buffers to queue %d / %d, freebuf_count = %d\n",
  746. RBD_BLK_SIZE, scheme, magn, bsq->freebuf_count);
  747. entry = &bsq->host_entry[ bsq->head ];
  748. for (i = 0; i < RBD_BLK_SIZE; i++) {
  749. /* take the first buffer in the free buffer list */
  750. buffer = bsq->freebuf;
  751. if (!buffer) {
  752. printk(FORE200E "no more free bufs in queue %d.%d, but freebuf_count = %d\n",
  753. scheme, magn, bsq->freebuf_count);
  754. return;
  755. }
  756. bsq->freebuf = buffer->next;
  757. #ifdef FORE200E_BSQ_DEBUG
  758. if (buffer->supplied)
  759. printk(FORE200E "queue %d.%d, buffer %lu already supplied\n",
  760. scheme, magn, buffer->index);
  761. buffer->supplied = 1;
  762. #endif
  763. entry->rbd_block->rbd[ i ].buffer_haddr = buffer->data.dma_addr;
  764. entry->rbd_block->rbd[ i ].handle = FORE200E_BUF2HDL(buffer);
  765. }
  766. FORE200E_NEXT_ENTRY(bsq->head, QUEUE_SIZE_BS);
  767. /* decrease accordingly the number of free rx buffers */
  768. bsq->freebuf_count -= RBD_BLK_SIZE;
  769. *entry->status = STATUS_PENDING;
  770. fore200e->bus->write(entry->rbd_block_dma, &entry->cp_entry->rbd_block_haddr);
  771. }
  772. }
  773. }
  774. }
  775. static int
  776. fore200e_push_rpd(struct fore200e* fore200e, struct atm_vcc* vcc, struct rpd* rpd)
  777. {
  778. struct sk_buff* skb;
  779. struct buffer* buffer;
  780. struct fore200e_vcc* fore200e_vcc;
  781. int i, pdu_len = 0;
  782. #ifdef FORE200E_52BYTE_AAL0_SDU
  783. u32 cell_header = 0;
  784. #endif
  785. ASSERT(vcc);
  786. fore200e_vcc = FORE200E_VCC(vcc);
  787. ASSERT(fore200e_vcc);
  788. #ifdef FORE200E_52BYTE_AAL0_SDU
  789. if ((vcc->qos.aal == ATM_AAL0) && (vcc->qos.rxtp.max_sdu == ATM_AAL0_SDU)) {
  790. cell_header = (rpd->atm_header.gfc << ATM_HDR_GFC_SHIFT) |
  791. (rpd->atm_header.vpi << ATM_HDR_VPI_SHIFT) |
  792. (rpd->atm_header.vci << ATM_HDR_VCI_SHIFT) |
  793. (rpd->atm_header.plt << ATM_HDR_PTI_SHIFT) |
  794. rpd->atm_header.clp;
  795. pdu_len = 4;
  796. }
  797. #endif
  798. /* compute total PDU length */
  799. for (i = 0; i < rpd->nseg; i++)
  800. pdu_len += rpd->rsd[ i ].length;
  801. skb = alloc_skb(pdu_len, GFP_ATOMIC);
  802. if (skb == NULL) {
  803. DPRINTK(2, "unable to alloc new skb, rx PDU length = %d\n", pdu_len);
  804. atomic_inc(&vcc->stats->rx_drop);
  805. return -ENOMEM;
  806. }
  807. __net_timestamp(skb);
  808. #ifdef FORE200E_52BYTE_AAL0_SDU
  809. if (cell_header) {
  810. *((u32*)skb_put(skb, 4)) = cell_header;
  811. }
  812. #endif
  813. /* reassemble segments */
  814. for (i = 0; i < rpd->nseg; i++) {
  815. /* rebuild rx buffer address from rsd handle */
  816. buffer = FORE200E_HDL2BUF(rpd->rsd[ i ].handle);
  817. /* Make device DMA transfer visible to CPU. */
  818. fore200e->bus->dma_sync_for_cpu(fore200e, buffer->data.dma_addr, rpd->rsd[ i ].length, DMA_FROM_DEVICE);
  819. memcpy(skb_put(skb, rpd->rsd[ i ].length), buffer->data.align_addr, rpd->rsd[ i ].length);
  820. /* Now let the device get at it again. */
  821. fore200e->bus->dma_sync_for_device(fore200e, buffer->data.dma_addr, rpd->rsd[ i ].length, DMA_FROM_DEVICE);
  822. }
  823. DPRINTK(3, "rx skb: len = %d, truesize = %d\n", skb->len, skb->truesize);
  824. if (pdu_len < fore200e_vcc->rx_min_pdu)
  825. fore200e_vcc->rx_min_pdu = pdu_len;
  826. if (pdu_len > fore200e_vcc->rx_max_pdu)
  827. fore200e_vcc->rx_max_pdu = pdu_len;
  828. fore200e_vcc->rx_pdu++;
  829. /* push PDU */
  830. if (atm_charge(vcc, skb->truesize) == 0) {
  831. DPRINTK(2, "receive buffers saturated for %d.%d.%d - PDU dropped\n",
  832. vcc->itf, vcc->vpi, vcc->vci);
  833. dev_kfree_skb_any(skb);
  834. atomic_inc(&vcc->stats->rx_drop);
  835. return -ENOMEM;
  836. }
  837. ASSERT(atomic_read(&sk_atm(vcc)->sk_wmem_alloc) >= 0);
  838. vcc->push(vcc, skb);
  839. atomic_inc(&vcc->stats->rx);
  840. ASSERT(atomic_read(&sk_atm(vcc)->sk_wmem_alloc) >= 0);
  841. return 0;
  842. }
  843. static void
  844. fore200e_collect_rpd(struct fore200e* fore200e, struct rpd* rpd)
  845. {
  846. struct host_bsq* bsq;
  847. struct buffer* buffer;
  848. int i;
  849. for (i = 0; i < rpd->nseg; i++) {
  850. /* rebuild rx buffer address from rsd handle */
  851. buffer = FORE200E_HDL2BUF(rpd->rsd[ i ].handle);
  852. bsq = &fore200e->host_bsq[ buffer->scheme ][ buffer->magn ];
  853. #ifdef FORE200E_BSQ_DEBUG
  854. bsq_audit(2, bsq, buffer->scheme, buffer->magn);
  855. if (buffer->supplied == 0)
  856. printk(FORE200E "queue %d.%d, buffer %ld was not supplied\n",
  857. buffer->scheme, buffer->magn, buffer->index);
  858. buffer->supplied = 0;
  859. #endif
  860. /* re-insert the buffer into the free buffer list */
  861. buffer->next = bsq->freebuf;
  862. bsq->freebuf = buffer;
  863. /* then increment the number of free rx buffers */
  864. bsq->freebuf_count++;
  865. }
  866. }
  867. static void
  868. fore200e_rx_irq(struct fore200e* fore200e)
  869. {
  870. struct host_rxq* rxq = &fore200e->host_rxq;
  871. struct host_rxq_entry* entry;
  872. struct atm_vcc* vcc;
  873. struct fore200e_vc_map* vc_map;
  874. for (;;) {
  875. entry = &rxq->host_entry[ rxq->head ];
  876. /* no more received PDUs */
  877. if ((*entry->status & STATUS_COMPLETE) == 0)
  878. break;
  879. vc_map = FORE200E_VC_MAP(fore200e, entry->rpd->atm_header.vpi, entry->rpd->atm_header.vci);
  880. if ((vc_map->vcc == NULL) ||
  881. (test_bit(ATM_VF_READY, &vc_map->vcc->flags) == 0)) {
  882. DPRINTK(1, "no ready VC found for PDU received on %d.%d.%d\n",
  883. fore200e->atm_dev->number,
  884. entry->rpd->atm_header.vpi, entry->rpd->atm_header.vci);
  885. }
  886. else {
  887. vcc = vc_map->vcc;
  888. ASSERT(vcc);
  889. if ((*entry->status & STATUS_ERROR) == 0) {
  890. fore200e_push_rpd(fore200e, vcc, entry->rpd);
  891. }
  892. else {
  893. DPRINTK(2, "damaged PDU on %d.%d.%d\n",
  894. fore200e->atm_dev->number,
  895. entry->rpd->atm_header.vpi, entry->rpd->atm_header.vci);
  896. atomic_inc(&vcc->stats->rx_err);
  897. }
  898. }
  899. FORE200E_NEXT_ENTRY(rxq->head, QUEUE_SIZE_RX);
  900. fore200e_collect_rpd(fore200e, entry->rpd);
  901. /* rewrite the rpd address to ack the received PDU */
  902. fore200e->bus->write(entry->rpd_dma, &entry->cp_entry->rpd_haddr);
  903. *entry->status = STATUS_FREE;
  904. fore200e_supply(fore200e);
  905. }
  906. }
  907. #ifndef FORE200E_USE_TASKLET
  908. static void
  909. fore200e_irq(struct fore200e* fore200e)
  910. {
  911. unsigned long flags;
  912. spin_lock_irqsave(&fore200e->q_lock, flags);
  913. fore200e_rx_irq(fore200e);
  914. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  915. spin_lock_irqsave(&fore200e->q_lock, flags);
  916. fore200e_tx_irq(fore200e);
  917. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  918. }
  919. #endif
  920. static irqreturn_t
  921. fore200e_interrupt(int irq, void* dev)
  922. {
  923. struct fore200e* fore200e = FORE200E_DEV((struct atm_dev*)dev);
  924. if (fore200e->bus->irq_check(fore200e) == 0) {
  925. DPRINTK(3, "interrupt NOT triggered by device %d\n", fore200e->atm_dev->number);
  926. return IRQ_NONE;
  927. }
  928. DPRINTK(3, "interrupt triggered by device %d\n", fore200e->atm_dev->number);
  929. #ifdef FORE200E_USE_TASKLET
  930. tasklet_schedule(&fore200e->tx_tasklet);
  931. tasklet_schedule(&fore200e->rx_tasklet);
  932. #else
  933. fore200e_irq(fore200e);
  934. #endif
  935. fore200e->bus->irq_ack(fore200e);
  936. return IRQ_HANDLED;
  937. }
  938. #ifdef FORE200E_USE_TASKLET
  939. static void
  940. fore200e_tx_tasklet(unsigned long data)
  941. {
  942. struct fore200e* fore200e = (struct fore200e*) data;
  943. unsigned long flags;
  944. DPRINTK(3, "tx tasklet scheduled for device %d\n", fore200e->atm_dev->number);
  945. spin_lock_irqsave(&fore200e->q_lock, flags);
  946. fore200e_tx_irq(fore200e);
  947. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  948. }
  949. static void
  950. fore200e_rx_tasklet(unsigned long data)
  951. {
  952. struct fore200e* fore200e = (struct fore200e*) data;
  953. unsigned long flags;
  954. DPRINTK(3, "rx tasklet scheduled for device %d\n", fore200e->atm_dev->number);
  955. spin_lock_irqsave(&fore200e->q_lock, flags);
  956. fore200e_rx_irq((struct fore200e*) data);
  957. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  958. }
  959. #endif
  960. static int
  961. fore200e_select_scheme(struct atm_vcc* vcc)
  962. {
  963. /* fairly balance the VCs over (identical) buffer schemes */
  964. int scheme = vcc->vci % 2 ? BUFFER_SCHEME_ONE : BUFFER_SCHEME_TWO;
  965. DPRINTK(1, "VC %d.%d.%d uses buffer scheme %d\n",
  966. vcc->itf, vcc->vpi, vcc->vci, scheme);
  967. return scheme;
  968. }
  969. static int
  970. fore200e_activate_vcin(struct fore200e* fore200e, int activate, struct atm_vcc* vcc, int mtu)
  971. {
  972. struct host_cmdq* cmdq = &fore200e->host_cmdq;
  973. struct host_cmdq_entry* entry = &cmdq->host_entry[ cmdq->head ];
  974. struct activate_opcode activ_opcode;
  975. struct deactivate_opcode deactiv_opcode;
  976. struct vpvc vpvc;
  977. int ok;
  978. enum fore200e_aal aal = fore200e_atm2fore_aal(vcc->qos.aal);
  979. FORE200E_NEXT_ENTRY(cmdq->head, QUEUE_SIZE_CMD);
  980. if (activate) {
  981. FORE200E_VCC(vcc)->scheme = fore200e_select_scheme(vcc);
  982. activ_opcode.opcode = OPCODE_ACTIVATE_VCIN;
  983. activ_opcode.aal = aal;
  984. activ_opcode.scheme = FORE200E_VCC(vcc)->scheme;
  985. activ_opcode.pad = 0;
  986. }
  987. else {
  988. deactiv_opcode.opcode = OPCODE_DEACTIVATE_VCIN;
  989. deactiv_opcode.pad = 0;
  990. }
  991. vpvc.vci = vcc->vci;
  992. vpvc.vpi = vcc->vpi;
  993. *entry->status = STATUS_PENDING;
  994. if (activate) {
  995. #ifdef FORE200E_52BYTE_AAL0_SDU
  996. mtu = 48;
  997. #endif
  998. /* the MTU is not used by the cp, except in the case of AAL0 */
  999. fore200e->bus->write(mtu, &entry->cp_entry->cmd.activate_block.mtu);
  1000. fore200e->bus->write(*(u32*)&vpvc, (u32 __iomem *)&entry->cp_entry->cmd.activate_block.vpvc);
  1001. fore200e->bus->write(*(u32*)&activ_opcode, (u32 __iomem *)&entry->cp_entry->cmd.activate_block.opcode);
  1002. }
  1003. else {
  1004. fore200e->bus->write(*(u32*)&vpvc, (u32 __iomem *)&entry->cp_entry->cmd.deactivate_block.vpvc);
  1005. fore200e->bus->write(*(u32*)&deactiv_opcode, (u32 __iomem *)&entry->cp_entry->cmd.deactivate_block.opcode);
  1006. }
  1007. ok = fore200e_poll(fore200e, entry->status, STATUS_COMPLETE, 400);
  1008. *entry->status = STATUS_FREE;
  1009. if (ok == 0) {
  1010. printk(FORE200E "unable to %s VC %d.%d.%d\n",
  1011. activate ? "open" : "close", vcc->itf, vcc->vpi, vcc->vci);
  1012. return -EIO;
  1013. }
  1014. DPRINTK(1, "VC %d.%d.%d %sed\n", vcc->itf, vcc->vpi, vcc->vci,
  1015. activate ? "open" : "clos");
  1016. return 0;
  1017. }
  1018. #define FORE200E_MAX_BACK2BACK_CELLS 255 /* XXX depends on CDVT */
  1019. static void
  1020. fore200e_rate_ctrl(struct atm_qos* qos, struct tpd_rate* rate)
  1021. {
  1022. if (qos->txtp.max_pcr < ATM_OC3_PCR) {
  1023. /* compute the data cells to idle cells ratio from the tx PCR */
  1024. rate->data_cells = qos->txtp.max_pcr * FORE200E_MAX_BACK2BACK_CELLS / ATM_OC3_PCR;
  1025. rate->idle_cells = FORE200E_MAX_BACK2BACK_CELLS - rate->data_cells;
  1026. }
  1027. else {
  1028. /* disable rate control */
  1029. rate->data_cells = rate->idle_cells = 0;
  1030. }
  1031. }
  1032. static int
  1033. fore200e_open(struct atm_vcc *vcc)
  1034. {
  1035. struct fore200e* fore200e = FORE200E_DEV(vcc->dev);
  1036. struct fore200e_vcc* fore200e_vcc;
  1037. struct fore200e_vc_map* vc_map;
  1038. unsigned long flags;
  1039. int vci = vcc->vci;
  1040. short vpi = vcc->vpi;
  1041. ASSERT((vpi >= 0) && (vpi < 1<<FORE200E_VPI_BITS));
  1042. ASSERT((vci >= 0) && (vci < 1<<FORE200E_VCI_BITS));
  1043. spin_lock_irqsave(&fore200e->q_lock, flags);
  1044. vc_map = FORE200E_VC_MAP(fore200e, vpi, vci);
  1045. if (vc_map->vcc) {
  1046. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  1047. printk(FORE200E "VC %d.%d.%d already in use\n",
  1048. fore200e->atm_dev->number, vpi, vci);
  1049. return -EINVAL;
  1050. }
  1051. vc_map->vcc = vcc;
  1052. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  1053. fore200e_vcc = kzalloc(sizeof(struct fore200e_vcc), GFP_ATOMIC);
  1054. if (fore200e_vcc == NULL) {
  1055. vc_map->vcc = NULL;
  1056. return -ENOMEM;
  1057. }
  1058. DPRINTK(2, "opening %d.%d.%d:%d QoS = (tx: cl=%s, pcr=%d-%d, cdv=%d, max_sdu=%d; "
  1059. "rx: cl=%s, pcr=%d-%d, cdv=%d, max_sdu=%d)\n",
  1060. vcc->itf, vcc->vpi, vcc->vci, fore200e_atm2fore_aal(vcc->qos.aal),
  1061. fore200e_traffic_class[ vcc->qos.txtp.traffic_class ],
  1062. vcc->qos.txtp.min_pcr, vcc->qos.txtp.max_pcr, vcc->qos.txtp.max_cdv, vcc->qos.txtp.max_sdu,
  1063. fore200e_traffic_class[ vcc->qos.rxtp.traffic_class ],
  1064. vcc->qos.rxtp.min_pcr, vcc->qos.rxtp.max_pcr, vcc->qos.rxtp.max_cdv, vcc->qos.rxtp.max_sdu);
  1065. /* pseudo-CBR bandwidth requested? */
  1066. if ((vcc->qos.txtp.traffic_class == ATM_CBR) && (vcc->qos.txtp.max_pcr > 0)) {
  1067. mutex_lock(&fore200e->rate_mtx);
  1068. if (fore200e->available_cell_rate < vcc->qos.txtp.max_pcr) {
  1069. mutex_unlock(&fore200e->rate_mtx);
  1070. kfree(fore200e_vcc);
  1071. vc_map->vcc = NULL;
  1072. return -EAGAIN;
  1073. }
  1074. /* reserve bandwidth */
  1075. fore200e->available_cell_rate -= vcc->qos.txtp.max_pcr;
  1076. mutex_unlock(&fore200e->rate_mtx);
  1077. }
  1078. vcc->itf = vcc->dev->number;
  1079. set_bit(ATM_VF_PARTIAL,&vcc->flags);
  1080. set_bit(ATM_VF_ADDR, &vcc->flags);
  1081. vcc->dev_data = fore200e_vcc;
  1082. if (fore200e_activate_vcin(fore200e, 1, vcc, vcc->qos.rxtp.max_sdu) < 0) {
  1083. vc_map->vcc = NULL;
  1084. clear_bit(ATM_VF_ADDR, &vcc->flags);
  1085. clear_bit(ATM_VF_PARTIAL,&vcc->flags);
  1086. vcc->dev_data = NULL;
  1087. fore200e->available_cell_rate += vcc->qos.txtp.max_pcr;
  1088. kfree(fore200e_vcc);
  1089. return -EINVAL;
  1090. }
  1091. /* compute rate control parameters */
  1092. if ((vcc->qos.txtp.traffic_class == ATM_CBR) && (vcc->qos.txtp.max_pcr > 0)) {
  1093. fore200e_rate_ctrl(&vcc->qos, &fore200e_vcc->rate);
  1094. set_bit(ATM_VF_HASQOS, &vcc->flags);
  1095. DPRINTK(3, "tx on %d.%d.%d:%d, tx PCR = %d, rx PCR = %d, data_cells = %u, idle_cells = %u\n",
  1096. vcc->itf, vcc->vpi, vcc->vci, fore200e_atm2fore_aal(vcc->qos.aal),
  1097. vcc->qos.txtp.max_pcr, vcc->qos.rxtp.max_pcr,
  1098. fore200e_vcc->rate.data_cells, fore200e_vcc->rate.idle_cells);
  1099. }
  1100. fore200e_vcc->tx_min_pdu = fore200e_vcc->rx_min_pdu = MAX_PDU_SIZE + 1;
  1101. fore200e_vcc->tx_max_pdu = fore200e_vcc->rx_max_pdu = 0;
  1102. fore200e_vcc->tx_pdu = fore200e_vcc->rx_pdu = 0;
  1103. /* new incarnation of the vcc */
  1104. vc_map->incarn = ++fore200e->incarn_count;
  1105. /* VC unusable before this flag is set */
  1106. set_bit(ATM_VF_READY, &vcc->flags);
  1107. return 0;
  1108. }
  1109. static void
  1110. fore200e_close(struct atm_vcc* vcc)
  1111. {
  1112. struct fore200e* fore200e = FORE200E_DEV(vcc->dev);
  1113. struct fore200e_vcc* fore200e_vcc;
  1114. struct fore200e_vc_map* vc_map;
  1115. unsigned long flags;
  1116. ASSERT(vcc);
  1117. ASSERT((vcc->vpi >= 0) && (vcc->vpi < 1<<FORE200E_VPI_BITS));
  1118. ASSERT((vcc->vci >= 0) && (vcc->vci < 1<<FORE200E_VCI_BITS));
  1119. DPRINTK(2, "closing %d.%d.%d:%d\n", vcc->itf, vcc->vpi, vcc->vci, fore200e_atm2fore_aal(vcc->qos.aal));
  1120. clear_bit(ATM_VF_READY, &vcc->flags);
  1121. fore200e_activate_vcin(fore200e, 0, vcc, 0);
  1122. spin_lock_irqsave(&fore200e->q_lock, flags);
  1123. vc_map = FORE200E_VC_MAP(fore200e, vcc->vpi, vcc->vci);
  1124. /* the vc is no longer considered as "in use" by fore200e_open() */
  1125. vc_map->vcc = NULL;
  1126. vcc->itf = vcc->vci = vcc->vpi = 0;
  1127. fore200e_vcc = FORE200E_VCC(vcc);
  1128. vcc->dev_data = NULL;
  1129. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  1130. /* release reserved bandwidth, if any */
  1131. if ((vcc->qos.txtp.traffic_class == ATM_CBR) && (vcc->qos.txtp.max_pcr > 0)) {
  1132. mutex_lock(&fore200e->rate_mtx);
  1133. fore200e->available_cell_rate += vcc->qos.txtp.max_pcr;
  1134. mutex_unlock(&fore200e->rate_mtx);
  1135. clear_bit(ATM_VF_HASQOS, &vcc->flags);
  1136. }
  1137. clear_bit(ATM_VF_ADDR, &vcc->flags);
  1138. clear_bit(ATM_VF_PARTIAL,&vcc->flags);
  1139. ASSERT(fore200e_vcc);
  1140. kfree(fore200e_vcc);
  1141. }
  1142. static int
  1143. fore200e_send(struct atm_vcc *vcc, struct sk_buff *skb)
  1144. {
  1145. struct fore200e* fore200e = FORE200E_DEV(vcc->dev);
  1146. struct fore200e_vcc* fore200e_vcc = FORE200E_VCC(vcc);
  1147. struct fore200e_vc_map* vc_map;
  1148. struct host_txq* txq = &fore200e->host_txq;
  1149. struct host_txq_entry* entry;
  1150. struct tpd* tpd;
  1151. struct tpd_haddr tpd_haddr;
  1152. int retry = CONFIG_ATM_FORE200E_TX_RETRY;
  1153. int tx_copy = 0;
  1154. int tx_len = skb->len;
  1155. u32* cell_header = NULL;
  1156. unsigned char* skb_data;
  1157. int skb_len;
  1158. unsigned char* data;
  1159. unsigned long flags;
  1160. ASSERT(vcc);
  1161. ASSERT(atomic_read(&sk_atm(vcc)->sk_wmem_alloc) >= 0);
  1162. ASSERT(fore200e);
  1163. ASSERT(fore200e_vcc);
  1164. if (!test_bit(ATM_VF_READY, &vcc->flags)) {
  1165. DPRINTK(1, "VC %d.%d.%d not ready for tx\n", vcc->itf, vcc->vpi, vcc->vpi);
  1166. dev_kfree_skb_any(skb);
  1167. return -EINVAL;
  1168. }
  1169. #ifdef FORE200E_52BYTE_AAL0_SDU
  1170. if ((vcc->qos.aal == ATM_AAL0) && (vcc->qos.txtp.max_sdu == ATM_AAL0_SDU)) {
  1171. cell_header = (u32*) skb->data;
  1172. skb_data = skb->data + 4; /* skip 4-byte cell header */
  1173. skb_len = tx_len = skb->len - 4;
  1174. DPRINTK(3, "user-supplied cell header = 0x%08x\n", *cell_header);
  1175. }
  1176. else
  1177. #endif
  1178. {
  1179. skb_data = skb->data;
  1180. skb_len = skb->len;
  1181. }
  1182. if (((unsigned long)skb_data) & 0x3) {
  1183. DPRINTK(2, "misaligned tx PDU on device %s\n", fore200e->name);
  1184. tx_copy = 1;
  1185. tx_len = skb_len;
  1186. }
  1187. if ((vcc->qos.aal == ATM_AAL0) && (skb_len % ATM_CELL_PAYLOAD)) {
  1188. /* this simply NUKES the PCA board */
  1189. DPRINTK(2, "incomplete tx AAL0 PDU on device %s\n", fore200e->name);
  1190. tx_copy = 1;
  1191. tx_len = ((skb_len / ATM_CELL_PAYLOAD) + 1) * ATM_CELL_PAYLOAD;
  1192. }
  1193. if (tx_copy) {
  1194. data = kmalloc(tx_len, GFP_ATOMIC | GFP_DMA);
  1195. if (data == NULL) {
  1196. if (vcc->pop) {
  1197. vcc->pop(vcc, skb);
  1198. }
  1199. else {
  1200. dev_kfree_skb_any(skb);
  1201. }
  1202. return -ENOMEM;
  1203. }
  1204. memcpy(data, skb_data, skb_len);
  1205. if (skb_len < tx_len)
  1206. memset(data + skb_len, 0x00, tx_len - skb_len);
  1207. }
  1208. else {
  1209. data = skb_data;
  1210. }
  1211. vc_map = FORE200E_VC_MAP(fore200e, vcc->vpi, vcc->vci);
  1212. ASSERT(vc_map->vcc == vcc);
  1213. retry_here:
  1214. spin_lock_irqsave(&fore200e->q_lock, flags);
  1215. entry = &txq->host_entry[ txq->head ];
  1216. if ((*entry->status != STATUS_FREE) || (txq->txing >= QUEUE_SIZE_TX - 2)) {
  1217. /* try to free completed tx queue entries */
  1218. fore200e_tx_irq(fore200e);
  1219. if (*entry->status != STATUS_FREE) {
  1220. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  1221. /* retry once again? */
  1222. if (--retry > 0) {
  1223. udelay(50);
  1224. goto retry_here;
  1225. }
  1226. atomic_inc(&vcc->stats->tx_err);
  1227. fore200e->tx_sat++;
  1228. DPRINTK(2, "tx queue of device %s is saturated, PDU dropped - heartbeat is %08x\n",
  1229. fore200e->name, fore200e->cp_queues->heartbeat);
  1230. if (vcc->pop) {
  1231. vcc->pop(vcc, skb);
  1232. }
  1233. else {
  1234. dev_kfree_skb_any(skb);
  1235. }
  1236. if (tx_copy)
  1237. kfree(data);
  1238. return -ENOBUFS;
  1239. }
  1240. }
  1241. entry->incarn = vc_map->incarn;
  1242. entry->vc_map = vc_map;
  1243. entry->skb = skb;
  1244. entry->data = tx_copy ? data : NULL;
  1245. tpd = entry->tpd;
  1246. tpd->tsd[ 0 ].buffer = fore200e->bus->dma_map(fore200e, data, tx_len, DMA_TO_DEVICE);
  1247. tpd->tsd[ 0 ].length = tx_len;
  1248. FORE200E_NEXT_ENTRY(txq->head, QUEUE_SIZE_TX);
  1249. txq->txing++;
  1250. /* The dma_map call above implies a dma_sync so the device can use it,
  1251. * thus no explicit dma_sync call is necessary here.
  1252. */
  1253. DPRINTK(3, "tx on %d.%d.%d:%d, len = %u (%u)\n",
  1254. vcc->itf, vcc->vpi, vcc->vci, fore200e_atm2fore_aal(vcc->qos.aal),
  1255. tpd->tsd[0].length, skb_len);
  1256. if (skb_len < fore200e_vcc->tx_min_pdu)
  1257. fore200e_vcc->tx_min_pdu = skb_len;
  1258. if (skb_len > fore200e_vcc->tx_max_pdu)
  1259. fore200e_vcc->tx_max_pdu = skb_len;
  1260. fore200e_vcc->tx_pdu++;
  1261. /* set tx rate control information */
  1262. tpd->rate.data_cells = fore200e_vcc->rate.data_cells;
  1263. tpd->rate.idle_cells = fore200e_vcc->rate.idle_cells;
  1264. if (cell_header) {
  1265. tpd->atm_header.clp = (*cell_header & ATM_HDR_CLP);
  1266. tpd->atm_header.plt = (*cell_header & ATM_HDR_PTI_MASK) >> ATM_HDR_PTI_SHIFT;
  1267. tpd->atm_header.vci = (*cell_header & ATM_HDR_VCI_MASK) >> ATM_HDR_VCI_SHIFT;
  1268. tpd->atm_header.vpi = (*cell_header & ATM_HDR_VPI_MASK) >> ATM_HDR_VPI_SHIFT;
  1269. tpd->atm_header.gfc = (*cell_header & ATM_HDR_GFC_MASK) >> ATM_HDR_GFC_SHIFT;
  1270. }
  1271. else {
  1272. /* set the ATM header, common to all cells conveying the PDU */
  1273. tpd->atm_header.clp = 0;
  1274. tpd->atm_header.plt = 0;
  1275. tpd->atm_header.vci = vcc->vci;
  1276. tpd->atm_header.vpi = vcc->vpi;
  1277. tpd->atm_header.gfc = 0;
  1278. }
  1279. tpd->spec.length = tx_len;
  1280. tpd->spec.nseg = 1;
  1281. tpd->spec.aal = fore200e_atm2fore_aal(vcc->qos.aal);
  1282. tpd->spec.intr = 1;
  1283. tpd_haddr.size = sizeof(struct tpd) / (1<<TPD_HADDR_SHIFT); /* size is expressed in 32 byte blocks */
  1284. tpd_haddr.pad = 0;
  1285. tpd_haddr.haddr = entry->tpd_dma >> TPD_HADDR_SHIFT; /* shift the address, as we are in a bitfield */
  1286. *entry->status = STATUS_PENDING;
  1287. fore200e->bus->write(*(u32*)&tpd_haddr, (u32 __iomem *)&entry->cp_entry->tpd_haddr);
  1288. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  1289. return 0;
  1290. }
  1291. static int
  1292. fore200e_getstats(struct fore200e* fore200e)
  1293. {
  1294. struct host_cmdq* cmdq = &fore200e->host_cmdq;
  1295. struct host_cmdq_entry* entry = &cmdq->host_entry[ cmdq->head ];
  1296. struct stats_opcode opcode;
  1297. int ok;
  1298. u32 stats_dma_addr;
  1299. if (fore200e->stats == NULL) {
  1300. fore200e->stats = kzalloc(sizeof(struct stats), GFP_KERNEL | GFP_DMA);
  1301. if (fore200e->stats == NULL)
  1302. return -ENOMEM;
  1303. }
  1304. stats_dma_addr = fore200e->bus->dma_map(fore200e, fore200e->stats,
  1305. sizeof(struct stats), DMA_FROM_DEVICE);
  1306. FORE200E_NEXT_ENTRY(cmdq->head, QUEUE_SIZE_CMD);
  1307. opcode.opcode = OPCODE_GET_STATS;
  1308. opcode.pad = 0;
  1309. fore200e->bus->write(stats_dma_addr, &entry->cp_entry->cmd.stats_block.stats_haddr);
  1310. *entry->status = STATUS_PENDING;
  1311. fore200e->bus->write(*(u32*)&opcode, (u32 __iomem *)&entry->cp_entry->cmd.stats_block.opcode);
  1312. ok = fore200e_poll(fore200e, entry->status, STATUS_COMPLETE, 400);
  1313. *entry->status = STATUS_FREE;
  1314. fore200e->bus->dma_unmap(fore200e, stats_dma_addr, sizeof(struct stats), DMA_FROM_DEVICE);
  1315. if (ok == 0) {
  1316. printk(FORE200E "unable to get statistics from device %s\n", fore200e->name);
  1317. return -EIO;
  1318. }
  1319. return 0;
  1320. }
  1321. static int
  1322. fore200e_getsockopt(struct atm_vcc* vcc, int level, int optname, void __user *optval, int optlen)
  1323. {
  1324. /* struct fore200e* fore200e = FORE200E_DEV(vcc->dev); */
  1325. DPRINTK(2, "getsockopt %d.%d.%d, level = %d, optname = 0x%x, optval = 0x%p, optlen = %d\n",
  1326. vcc->itf, vcc->vpi, vcc->vci, level, optname, optval, optlen);
  1327. return -EINVAL;
  1328. }
  1329. static int
  1330. fore200e_setsockopt(struct atm_vcc* vcc, int level, int optname, void __user *optval, unsigned int optlen)
  1331. {
  1332. /* struct fore200e* fore200e = FORE200E_DEV(vcc->dev); */
  1333. DPRINTK(2, "setsockopt %d.%d.%d, level = %d, optname = 0x%x, optval = 0x%p, optlen = %d\n",
  1334. vcc->itf, vcc->vpi, vcc->vci, level, optname, optval, optlen);
  1335. return -EINVAL;
  1336. }
  1337. #if 0 /* currently unused */
  1338. static int
  1339. fore200e_get_oc3(struct fore200e* fore200e, struct oc3_regs* regs)
  1340. {
  1341. struct host_cmdq* cmdq = &fore200e->host_cmdq;
  1342. struct host_cmdq_entry* entry = &cmdq->host_entry[ cmdq->head ];
  1343. struct oc3_opcode opcode;
  1344. int ok;
  1345. u32 oc3_regs_dma_addr;
  1346. oc3_regs_dma_addr = fore200e->bus->dma_map(fore200e, regs, sizeof(struct oc3_regs), DMA_FROM_DEVICE);
  1347. FORE200E_NEXT_ENTRY(cmdq->head, QUEUE_SIZE_CMD);
  1348. opcode.opcode = OPCODE_GET_OC3;
  1349. opcode.reg = 0;
  1350. opcode.value = 0;
  1351. opcode.mask = 0;
  1352. fore200e->bus->write(oc3_regs_dma_addr, &entry->cp_entry->cmd.oc3_block.regs_haddr);
  1353. *entry->status = STATUS_PENDING;
  1354. fore200e->bus->write(*(u32*)&opcode, (u32*)&entry->cp_entry->cmd.oc3_block.opcode);
  1355. ok = fore200e_poll(fore200e, entry->status, STATUS_COMPLETE, 400);
  1356. *entry->status = STATUS_FREE;
  1357. fore200e->bus->dma_unmap(fore200e, oc3_regs_dma_addr, sizeof(struct oc3_regs), DMA_FROM_DEVICE);
  1358. if (ok == 0) {
  1359. printk(FORE200E "unable to get OC-3 regs of device %s\n", fore200e->name);
  1360. return -EIO;
  1361. }
  1362. return 0;
  1363. }
  1364. #endif
  1365. static int
  1366. fore200e_set_oc3(struct fore200e* fore200e, u32 reg, u32 value, u32 mask)
  1367. {
  1368. struct host_cmdq* cmdq = &fore200e->host_cmdq;
  1369. struct host_cmdq_entry* entry = &cmdq->host_entry[ cmdq->head ];
  1370. struct oc3_opcode opcode;
  1371. int ok;
  1372. DPRINTK(2, "set OC-3 reg = 0x%02x, value = 0x%02x, mask = 0x%02x\n", reg, value, mask);
  1373. FORE200E_NEXT_ENTRY(cmdq->head, QUEUE_SIZE_CMD);
  1374. opcode.opcode = OPCODE_SET_OC3;
  1375. opcode.reg = reg;
  1376. opcode.value = value;
  1377. opcode.mask = mask;
  1378. fore200e->bus->write(0, &entry->cp_entry->cmd.oc3_block.regs_haddr);
  1379. *entry->status = STATUS_PENDING;
  1380. fore200e->bus->write(*(u32*)&opcode, (u32 __iomem *)&entry->cp_entry->cmd.oc3_block.opcode);
  1381. ok = fore200e_poll(fore200e, entry->status, STATUS_COMPLETE, 400);
  1382. *entry->status = STATUS_FREE;
  1383. if (ok == 0) {
  1384. printk(FORE200E "unable to set OC-3 reg 0x%02x of device %s\n", reg, fore200e->name);
  1385. return -EIO;
  1386. }
  1387. return 0;
  1388. }
  1389. static int
  1390. fore200e_setloop(struct fore200e* fore200e, int loop_mode)
  1391. {
  1392. u32 mct_value, mct_mask;
  1393. int error;
  1394. if (!capable(CAP_NET_ADMIN))
  1395. return -EPERM;
  1396. switch (loop_mode) {
  1397. case ATM_LM_NONE:
  1398. mct_value = 0;
  1399. mct_mask = SUNI_MCT_DLE | SUNI_MCT_LLE;
  1400. break;
  1401. case ATM_LM_LOC_PHY:
  1402. mct_value = mct_mask = SUNI_MCT_DLE;
  1403. break;
  1404. case ATM_LM_RMT_PHY:
  1405. mct_value = mct_mask = SUNI_MCT_LLE;
  1406. break;
  1407. default:
  1408. return -EINVAL;
  1409. }
  1410. error = fore200e_set_oc3(fore200e, SUNI_MCT, mct_value, mct_mask);
  1411. if (error == 0)
  1412. fore200e->loop_mode = loop_mode;
  1413. return error;
  1414. }
  1415. static int
  1416. fore200e_fetch_stats(struct fore200e* fore200e, struct sonet_stats __user *arg)
  1417. {
  1418. struct sonet_stats tmp;
  1419. if (fore200e_getstats(fore200e) < 0)
  1420. return -EIO;
  1421. tmp.section_bip = be32_to_cpu(fore200e->stats->oc3.section_bip8_errors);
  1422. tmp.line_bip = be32_to_cpu(fore200e->stats->oc3.line_bip24_errors);
  1423. tmp.path_bip = be32_to_cpu(fore200e->stats->oc3.path_bip8_errors);
  1424. tmp.line_febe = be32_to_cpu(fore200e->stats->oc3.line_febe_errors);
  1425. tmp.path_febe = be32_to_cpu(fore200e->stats->oc3.path_febe_errors);
  1426. tmp.corr_hcs = be32_to_cpu(fore200e->stats->oc3.corr_hcs_errors);
  1427. tmp.uncorr_hcs = be32_to_cpu(fore200e->stats->oc3.ucorr_hcs_errors);
  1428. tmp.tx_cells = be32_to_cpu(fore200e->stats->aal0.cells_transmitted) +
  1429. be32_to_cpu(fore200e->stats->aal34.cells_transmitted) +
  1430. be32_to_cpu(fore200e->stats->aal5.cells_transmitted);
  1431. tmp.rx_cells = be32_to_cpu(fore200e->stats->aal0.cells_received) +
  1432. be32_to_cpu(fore200e->stats->aal34.cells_received) +
  1433. be32_to_cpu(fore200e->stats->aal5.cells_received);
  1434. if (arg)
  1435. return copy_to_user(arg, &tmp, sizeof(struct sonet_stats)) ? -EFAULT : 0;
  1436. return 0;
  1437. }
  1438. static int
  1439. fore200e_ioctl(struct atm_dev* dev, unsigned int cmd, void __user * arg)
  1440. {
  1441. struct fore200e* fore200e = FORE200E_DEV(dev);
  1442. DPRINTK(2, "ioctl cmd = 0x%x (%u), arg = 0x%p (%lu)\n", cmd, cmd, arg, (unsigned long)arg);
  1443. switch (cmd) {
  1444. case SONET_GETSTAT:
  1445. return fore200e_fetch_stats(fore200e, (struct sonet_stats __user *)arg);
  1446. case SONET_GETDIAG:
  1447. return put_user(0, (int __user *)arg) ? -EFAULT : 0;
  1448. case ATM_SETLOOP:
  1449. return fore200e_setloop(fore200e, (int)(unsigned long)arg);
  1450. case ATM_GETLOOP:
  1451. return put_user(fore200e->loop_mode, (int __user *)arg) ? -EFAULT : 0;
  1452. case ATM_QUERYLOOP:
  1453. return put_user(ATM_LM_LOC_PHY | ATM_LM_RMT_PHY, (int __user *)arg) ? -EFAULT : 0;
  1454. }
  1455. return -ENOSYS; /* not implemented */
  1456. }
  1457. static int
  1458. fore200e_change_qos(struct atm_vcc* vcc,struct atm_qos* qos, int flags)
  1459. {
  1460. struct fore200e_vcc* fore200e_vcc = FORE200E_VCC(vcc);
  1461. struct fore200e* fore200e = FORE200E_DEV(vcc->dev);
  1462. if (!test_bit(ATM_VF_READY, &vcc->flags)) {
  1463. DPRINTK(1, "VC %d.%d.%d not ready for QoS change\n", vcc->itf, vcc->vpi, vcc->vpi);
  1464. return -EINVAL;
  1465. }
  1466. DPRINTK(2, "change_qos %d.%d.%d, "
  1467. "(tx: cl=%s, pcr=%d-%d, cdv=%d, max_sdu=%d; "
  1468. "rx: cl=%s, pcr=%d-%d, cdv=%d, max_sdu=%d), flags = 0x%x\n"
  1469. "available_cell_rate = %u",
  1470. vcc->itf, vcc->vpi, vcc->vci,
  1471. fore200e_traffic_class[ qos->txtp.traffic_class ],
  1472. qos->txtp.min_pcr, qos->txtp.max_pcr, qos->txtp.max_cdv, qos->txtp.max_sdu,
  1473. fore200e_traffic_class[ qos->rxtp.traffic_class ],
  1474. qos->rxtp.min_pcr, qos->rxtp.max_pcr, qos->rxtp.max_cdv, qos->rxtp.max_sdu,
  1475. flags, fore200e->available_cell_rate);
  1476. if ((qos->txtp.traffic_class == ATM_CBR) && (qos->txtp.max_pcr > 0)) {
  1477. mutex_lock(&fore200e->rate_mtx);
  1478. if (fore200e->available_cell_rate + vcc->qos.txtp.max_pcr < qos->txtp.max_pcr) {
  1479. mutex_unlock(&fore200e->rate_mtx);
  1480. return -EAGAIN;
  1481. }
  1482. fore200e->available_cell_rate += vcc->qos.txtp.max_pcr;
  1483. fore200e->available_cell_rate -= qos->txtp.max_pcr;
  1484. mutex_unlock(&fore200e->rate_mtx);
  1485. memcpy(&vcc->qos, qos, sizeof(struct atm_qos));
  1486. /* update rate control parameters */
  1487. fore200e_rate_ctrl(qos, &fore200e_vcc->rate);
  1488. set_bit(ATM_VF_HASQOS, &vcc->flags);
  1489. return 0;
  1490. }
  1491. return -EINVAL;
  1492. }
  1493. static int fore200e_irq_request(struct fore200e *fore200e)
  1494. {
  1495. if (request_irq(fore200e->irq, fore200e_interrupt, IRQF_SHARED, fore200e->name, fore200e->atm_dev) < 0) {
  1496. printk(FORE200E "unable to reserve IRQ %s for device %s\n",
  1497. fore200e_irq_itoa(fore200e->irq), fore200e->name);
  1498. return -EBUSY;
  1499. }
  1500. printk(FORE200E "IRQ %s reserved for device %s\n",
  1501. fore200e_irq_itoa(fore200e->irq), fore200e->name);
  1502. #ifdef FORE200E_USE_TASKLET
  1503. tasklet_init(&fore200e->tx_tasklet, fore200e_tx_tasklet, (unsigned long)fore200e);
  1504. tasklet_init(&fore200e->rx_tasklet, fore200e_rx_tasklet, (unsigned long)fore200e);
  1505. #endif
  1506. fore200e->state = FORE200E_STATE_IRQ;
  1507. return 0;
  1508. }
  1509. static int fore200e_get_esi(struct fore200e *fore200e)
  1510. {
  1511. struct prom_data* prom = kzalloc(sizeof(struct prom_data), GFP_KERNEL | GFP_DMA);
  1512. int ok, i;
  1513. if (!prom)
  1514. return -ENOMEM;
  1515. ok = fore200e->bus->prom_read(fore200e, prom);
  1516. if (ok < 0) {
  1517. kfree(prom);
  1518. return -EBUSY;
  1519. }
  1520. printk(FORE200E "device %s, rev. %c, S/N: %d, ESI: %pM\n",
  1521. fore200e->name,
  1522. (prom->hw_revision & 0xFF) + '@', /* probably meaningless with SBA boards */
  1523. prom->serial_number & 0xFFFF, &prom->mac_addr[2]);
  1524. for (i = 0; i < ESI_LEN; i++) {
  1525. fore200e->esi[ i ] = fore200e->atm_dev->esi[ i ] = prom->mac_addr[ i + 2 ];
  1526. }
  1527. kfree(prom);
  1528. return 0;
  1529. }
  1530. static int fore200e_alloc_rx_buf(struct fore200e *fore200e)
  1531. {
  1532. int scheme, magn, nbr, size, i;
  1533. struct host_bsq* bsq;
  1534. struct buffer* buffer;
  1535. for (scheme = 0; scheme < BUFFER_SCHEME_NBR; scheme++) {
  1536. for (magn = 0; magn < BUFFER_MAGN_NBR; magn++) {
  1537. bsq = &fore200e->host_bsq[ scheme ][ magn ];
  1538. nbr = fore200e_rx_buf_nbr[ scheme ][ magn ];
  1539. size = fore200e_rx_buf_size[ scheme ][ magn ];
  1540. DPRINTK(2, "rx buffers %d / %d are being allocated\n", scheme, magn);
  1541. /* allocate the array of receive buffers */
  1542. buffer = bsq->buffer = kzalloc(nbr * sizeof(struct buffer), GFP_KERNEL);
  1543. if (buffer == NULL)
  1544. return -ENOMEM;
  1545. bsq->freebuf = NULL;
  1546. for (i = 0; i < nbr; i++) {
  1547. buffer[ i ].scheme = scheme;
  1548. buffer[ i ].magn = magn;
  1549. #ifdef FORE200E_BSQ_DEBUG
  1550. buffer[ i ].index = i;
  1551. buffer[ i ].supplied = 0;
  1552. #endif
  1553. /* allocate the receive buffer body */
  1554. if (fore200e_chunk_alloc(fore200e,
  1555. &buffer[ i ].data, size, fore200e->bus->buffer_alignment,
  1556. DMA_FROM_DEVICE) < 0) {
  1557. while (i > 0)
  1558. fore200e_chunk_free(fore200e, &buffer[ --i ].data);
  1559. kfree(buffer);
  1560. return -ENOMEM;
  1561. }
  1562. /* insert the buffer into the free buffer list */
  1563. buffer[ i ].next = bsq->freebuf;
  1564. bsq->freebuf = &buffer[ i ];
  1565. }
  1566. /* all the buffers are free, initially */
  1567. bsq->freebuf_count = nbr;
  1568. #ifdef FORE200E_BSQ_DEBUG
  1569. bsq_audit(3, bsq, scheme, magn);
  1570. #endif
  1571. }
  1572. }
  1573. fore200e->state = FORE200E_STATE_ALLOC_BUF;
  1574. return 0;
  1575. }
  1576. static int fore200e_init_bs_queue(struct fore200e *fore200e)
  1577. {
  1578. int scheme, magn, i;
  1579. struct host_bsq* bsq;
  1580. struct cp_bsq_entry __iomem * cp_entry;
  1581. for (scheme = 0; scheme < BUFFER_SCHEME_NBR; scheme++) {
  1582. for (magn = 0; magn < BUFFER_MAGN_NBR; magn++) {
  1583. DPRINTK(2, "buffer supply queue %d / %d is being initialized\n", scheme, magn);
  1584. bsq = &fore200e->host_bsq[ scheme ][ magn ];
  1585. /* allocate and align the array of status words */
  1586. if (fore200e->bus->dma_chunk_alloc(fore200e,
  1587. &bsq->status,
  1588. sizeof(enum status),
  1589. QUEUE_SIZE_BS,
  1590. fore200e->bus->status_alignment) < 0) {
  1591. return -ENOMEM;
  1592. }
  1593. /* allocate and align the array of receive buffer descriptors */
  1594. if (fore200e->bus->dma_chunk_alloc(fore200e,
  1595. &bsq->rbd_block,
  1596. sizeof(struct rbd_block),
  1597. QUEUE_SIZE_BS,
  1598. fore200e->bus->descr_alignment) < 0) {
  1599. fore200e->bus->dma_chunk_free(fore200e, &bsq->status);
  1600. return -ENOMEM;
  1601. }
  1602. /* get the base address of the cp resident buffer supply queue entries */
  1603. cp_entry = fore200e->virt_base +
  1604. fore200e->bus->read(&fore200e->cp_queues->cp_bsq[ scheme ][ magn ]);
  1605. /* fill the host resident and cp resident buffer supply queue entries */
  1606. for (i = 0; i < QUEUE_SIZE_BS; i++) {
  1607. bsq->host_entry[ i ].status =
  1608. FORE200E_INDEX(bsq->status.align_addr, enum status, i);
  1609. bsq->host_entry[ i ].rbd_block =
  1610. FORE200E_INDEX(bsq->rbd_block.align_addr, struct rbd_block, i);
  1611. bsq->host_entry[ i ].rbd_block_dma =
  1612. FORE200E_DMA_INDEX(bsq->rbd_block.dma_addr, struct rbd_block, i);
  1613. bsq->host_entry[ i ].cp_entry = &cp_entry[ i ];
  1614. *bsq->host_entry[ i ].status = STATUS_FREE;
  1615. fore200e->bus->write(FORE200E_DMA_INDEX(bsq->status.dma_addr, enum status, i),
  1616. &cp_entry[ i ].status_haddr);
  1617. }
  1618. }
  1619. }
  1620. fore200e->state = FORE200E_STATE_INIT_BSQ;
  1621. return 0;
  1622. }
  1623. static int fore200e_init_rx_queue(struct fore200e *fore200e)
  1624. {
  1625. struct host_rxq* rxq = &fore200e->host_rxq;
  1626. struct cp_rxq_entry __iomem * cp_entry;
  1627. int i;
  1628. DPRINTK(2, "receive queue is being initialized\n");
  1629. /* allocate and align the array of status words */
  1630. if (fore200e->bus->dma_chunk_alloc(fore200e,
  1631. &rxq->status,
  1632. sizeof(enum status),
  1633. QUEUE_SIZE_RX,
  1634. fore200e->bus->status_alignment) < 0) {
  1635. return -ENOMEM;
  1636. }
  1637. /* allocate and align the array of receive PDU descriptors */
  1638. if (fore200e->bus->dma_chunk_alloc(fore200e,
  1639. &rxq->rpd,
  1640. sizeof(struct rpd),
  1641. QUEUE_SIZE_RX,
  1642. fore200e->bus->descr_alignment) < 0) {
  1643. fore200e->bus->dma_chunk_free(fore200e, &rxq->status);
  1644. return -ENOMEM;
  1645. }
  1646. /* get the base address of the cp resident rx queue entries */
  1647. cp_entry = fore200e->virt_base + fore200e->bus->read(&fore200e->cp_queues->cp_rxq);
  1648. /* fill the host resident and cp resident rx entries */
  1649. for (i=0; i < QUEUE_SIZE_RX; i++) {
  1650. rxq->host_entry[ i ].status =
  1651. FORE200E_INDEX(rxq->status.align_addr, enum status, i);
  1652. rxq->host_entry[ i ].rpd =
  1653. FORE200E_INDEX(rxq->rpd.align_addr, struct rpd, i);
  1654. rxq->host_entry[ i ].rpd_dma =
  1655. FORE200E_DMA_INDEX(rxq->rpd.dma_addr, struct rpd, i);
  1656. rxq->host_entry[ i ].cp_entry = &cp_entry[ i ];
  1657. *rxq->host_entry[ i ].status = STATUS_FREE;
  1658. fore200e->bus->write(FORE200E_DMA_INDEX(rxq->status.dma_addr, enum status, i),
  1659. &cp_entry[ i ].status_haddr);
  1660. fore200e->bus->write(FORE200E_DMA_INDEX(rxq->rpd.dma_addr, struct rpd, i),
  1661. &cp_entry[ i ].rpd_haddr);
  1662. }
  1663. /* set the head entry of the queue */
  1664. rxq->head = 0;
  1665. fore200e->state = FORE200E_STATE_INIT_RXQ;
  1666. return 0;
  1667. }
  1668. static int fore200e_init_tx_queue(struct fore200e *fore200e)
  1669. {
  1670. struct host_txq* txq = &fore200e->host_txq;
  1671. struct cp_txq_entry __iomem * cp_entry;
  1672. int i;
  1673. DPRINTK(2, "transmit queue is being initialized\n");
  1674. /* allocate and align the array of status words */
  1675. if (fore200e->bus->dma_chunk_alloc(fore200e,
  1676. &txq->status,
  1677. sizeof(enum status),
  1678. QUEUE_SIZE_TX,
  1679. fore200e->bus->status_alignment) < 0) {
  1680. return -ENOMEM;
  1681. }
  1682. /* allocate and align the array of transmit PDU descriptors */
  1683. if (fore200e->bus->dma_chunk_alloc(fore200e,
  1684. &txq->tpd,
  1685. sizeof(struct tpd),
  1686. QUEUE_SIZE_TX,
  1687. fore200e->bus->descr_alignment) < 0) {
  1688. fore200e->bus->dma_chunk_free(fore200e, &txq->status);
  1689. return -ENOMEM;
  1690. }
  1691. /* get the base address of the cp resident tx queue entries */
  1692. cp_entry = fore200e->virt_base + fore200e->bus->read(&fore200e->cp_queues->cp_txq);
  1693. /* fill the host resident and cp resident tx entries */
  1694. for (i=0; i < QUEUE_SIZE_TX; i++) {
  1695. txq->host_entry[ i ].status =
  1696. FORE200E_INDEX(txq->status.align_addr, enum status, i);
  1697. txq->host_entry[ i ].tpd =
  1698. FORE200E_INDEX(txq->tpd.align_addr, struct tpd, i);
  1699. txq->host_entry[ i ].tpd_dma =
  1700. FORE200E_DMA_INDEX(txq->tpd.dma_addr, struct tpd, i);
  1701. txq->host_entry[ i ].cp_entry = &cp_entry[ i ];
  1702. *txq->host_entry[ i ].status = STATUS_FREE;
  1703. fore200e->bus->write(FORE200E_DMA_INDEX(txq->status.dma_addr, enum status, i),
  1704. &cp_entry[ i ].status_haddr);
  1705. /* although there is a one-to-one mapping of tx queue entries and tpds,
  1706. we do not write here the DMA (physical) base address of each tpd into
  1707. the related cp resident entry, because the cp relies on this write
  1708. operation to detect that a new pdu has been submitted for tx */
  1709. }
  1710. /* set the head and tail entries of the queue */
  1711. txq->head = 0;
  1712. txq->tail = 0;
  1713. fore200e->state = FORE200E_STATE_INIT_TXQ;
  1714. return 0;
  1715. }
  1716. static int fore200e_init_cmd_queue(struct fore200e *fore200e)
  1717. {
  1718. struct host_cmdq* cmdq = &fore200e->host_cmdq;
  1719. struct cp_cmdq_entry __iomem * cp_entry;
  1720. int i;
  1721. DPRINTK(2, "command queue is being initialized\n");
  1722. /* allocate and align the array of status words */
  1723. if (fore200e->bus->dma_chunk_alloc(fore200e,
  1724. &cmdq->status,
  1725. sizeof(enum status),
  1726. QUEUE_SIZE_CMD,
  1727. fore200e->bus->status_alignment) < 0) {
  1728. return -ENOMEM;
  1729. }
  1730. /* get the base address of the cp resident cmd queue entries */
  1731. cp_entry = fore200e->virt_base + fore200e->bus->read(&fore200e->cp_queues->cp_cmdq);
  1732. /* fill the host resident and cp resident cmd entries */
  1733. for (i=0; i < QUEUE_SIZE_CMD; i++) {
  1734. cmdq->host_entry[ i ].status =
  1735. FORE200E_INDEX(cmdq->status.align_addr, enum status, i);
  1736. cmdq->host_entry[ i ].cp_entry = &cp_entry[ i ];
  1737. *cmdq->host_entry[ i ].status = STATUS_FREE;
  1738. fore200e->bus->write(FORE200E_DMA_INDEX(cmdq->status.dma_addr, enum status, i),
  1739. &cp_entry[ i ].status_haddr);
  1740. }
  1741. /* set the head entry of the queue */
  1742. cmdq->head = 0;
  1743. fore200e->state = FORE200E_STATE_INIT_CMDQ;
  1744. return 0;
  1745. }
  1746. static void fore200e_param_bs_queue(struct fore200e *fore200e,
  1747. enum buffer_scheme scheme,
  1748. enum buffer_magn magn, int queue_length,
  1749. int pool_size, int supply_blksize)
  1750. {
  1751. struct bs_spec __iomem * bs_spec = &fore200e->cp_queues->init.bs_spec[ scheme ][ magn ];
  1752. fore200e->bus->write(queue_length, &bs_spec->queue_length);
  1753. fore200e->bus->write(fore200e_rx_buf_size[ scheme ][ magn ], &bs_spec->buffer_size);
  1754. fore200e->bus->write(pool_size, &bs_spec->pool_size);
  1755. fore200e->bus->write(supply_blksize, &bs_spec->supply_blksize);
  1756. }
  1757. static int fore200e_initialize(struct fore200e *fore200e)
  1758. {
  1759. struct cp_queues __iomem * cpq;
  1760. int ok, scheme, magn;
  1761. DPRINTK(2, "device %s being initialized\n", fore200e->name);
  1762. mutex_init(&fore200e->rate_mtx);
  1763. spin_lock_init(&fore200e->q_lock);
  1764. cpq = fore200e->cp_queues = fore200e->virt_base + FORE200E_CP_QUEUES_OFFSET;
  1765. /* enable cp to host interrupts */
  1766. fore200e->bus->write(1, &cpq->imask);
  1767. if (fore200e->bus->irq_enable)
  1768. fore200e->bus->irq_enable(fore200e);
  1769. fore200e->bus->write(NBR_CONNECT, &cpq->init.num_connect);
  1770. fore200e->bus->write(QUEUE_SIZE_CMD, &cpq->init.cmd_queue_len);
  1771. fore200e->bus->write(QUEUE_SIZE_RX, &cpq->init.rx_queue_len);
  1772. fore200e->bus->write(QUEUE_SIZE_TX, &cpq->init.tx_queue_len);
  1773. fore200e->bus->write(RSD_EXTENSION, &cpq->init.rsd_extension);
  1774. fore200e->bus->write(TSD_EXTENSION, &cpq->init.tsd_extension);
  1775. for (scheme = 0; scheme < BUFFER_SCHEME_NBR; scheme++)
  1776. for (magn = 0; magn < BUFFER_MAGN_NBR; magn++)
  1777. fore200e_param_bs_queue(fore200e, scheme, magn,
  1778. QUEUE_SIZE_BS,
  1779. fore200e_rx_buf_nbr[ scheme ][ magn ],
  1780. RBD_BLK_SIZE);
  1781. /* issue the initialize command */
  1782. fore200e->bus->write(STATUS_PENDING, &cpq->init.status);
  1783. fore200e->bus->write(OPCODE_INITIALIZE, &cpq->init.opcode);
  1784. ok = fore200e_io_poll(fore200e, &cpq->init.status, STATUS_COMPLETE, 3000);
  1785. if (ok == 0) {
  1786. printk(FORE200E "device %s initialization failed\n", fore200e->name);
  1787. return -ENODEV;
  1788. }
  1789. printk(FORE200E "device %s initialized\n", fore200e->name);
  1790. fore200e->state = FORE200E_STATE_INITIALIZE;
  1791. return 0;
  1792. }
  1793. static void fore200e_monitor_putc(struct fore200e *fore200e, char c)
  1794. {
  1795. struct cp_monitor __iomem * monitor = fore200e->cp_monitor;
  1796. #if 0
  1797. printk("%c", c);
  1798. #endif
  1799. fore200e->bus->write(((u32) c) | FORE200E_CP_MONITOR_UART_AVAIL, &monitor->soft_uart.send);
  1800. }
  1801. static int fore200e_monitor_getc(struct fore200e *fore200e)
  1802. {
  1803. struct cp_monitor __iomem * monitor = fore200e->cp_monitor;
  1804. unsigned long timeout = jiffies + msecs_to_jiffies(50);
  1805. int c;
  1806. while (time_before(jiffies, timeout)) {
  1807. c = (int) fore200e->bus->read(&monitor->soft_uart.recv);
  1808. if (c & FORE200E_CP_MONITOR_UART_AVAIL) {
  1809. fore200e->bus->write(FORE200E_CP_MONITOR_UART_FREE, &monitor->soft_uart.recv);
  1810. #if 0
  1811. printk("%c", c & 0xFF);
  1812. #endif
  1813. return c & 0xFF;
  1814. }
  1815. }
  1816. return -1;
  1817. }
  1818. static void fore200e_monitor_puts(struct fore200e *fore200e, char *str)
  1819. {
  1820. while (*str) {
  1821. /* the i960 monitor doesn't accept any new character if it has something to say */
  1822. while (fore200e_monitor_getc(fore200e) >= 0);
  1823. fore200e_monitor_putc(fore200e, *str++);
  1824. }
  1825. while (fore200e_monitor_getc(fore200e) >= 0);
  1826. }
  1827. #ifdef __LITTLE_ENDIAN
  1828. #define FW_EXT ".bin"
  1829. #else
  1830. #define FW_EXT "_ecd.bin2"
  1831. #endif
  1832. static int fore200e_load_and_start_fw(struct fore200e *fore200e)
  1833. {
  1834. const struct firmware *firmware;
  1835. struct device *device;
  1836. struct fw_header *fw_header;
  1837. const __le32 *fw_data;
  1838. u32 fw_size;
  1839. u32 __iomem *load_addr;
  1840. char buf[48];
  1841. int err = -ENODEV;
  1842. if (strcmp(fore200e->bus->model_name, "PCA-200E") == 0)
  1843. device = &((struct pci_dev *) fore200e->bus_dev)->dev;
  1844. #ifdef CONFIG_SBUS
  1845. else if (strcmp(fore200e->bus->model_name, "SBA-200E") == 0)
  1846. device = &((struct platform_device *) fore200e->bus_dev)->dev;
  1847. #endif
  1848. else
  1849. return err;
  1850. sprintf(buf, "%s%s", fore200e->bus->proc_name, FW_EXT);
  1851. if ((err = request_firmware(&firmware, buf, device)) < 0) {
  1852. printk(FORE200E "problem loading firmware image %s\n", fore200e->bus->model_name);
  1853. return err;
  1854. }
  1855. fw_data = (__le32 *) firmware->data;
  1856. fw_size = firmware->size / sizeof(u32);
  1857. fw_header = (struct fw_header *) firmware->data;
  1858. load_addr = fore200e->virt_base + le32_to_cpu(fw_header->load_offset);
  1859. DPRINTK(2, "device %s firmware being loaded at 0x%p (%d words)\n",
  1860. fore200e->name, load_addr, fw_size);
  1861. if (le32_to_cpu(fw_header->magic) != FW_HEADER_MAGIC) {
  1862. printk(FORE200E "corrupted %s firmware image\n", fore200e->bus->model_name);
  1863. goto release;
  1864. }
  1865. for (; fw_size--; fw_data++, load_addr++)
  1866. fore200e->bus->write(le32_to_cpu(*fw_data), load_addr);
  1867. DPRINTK(2, "device %s firmware being started\n", fore200e->name);
  1868. #if defined(__sparc_v9__)
  1869. /* reported to be required by SBA cards on some sparc64 hosts */
  1870. fore200e_spin(100);
  1871. #endif
  1872. sprintf(buf, "\rgo %x\r", le32_to_cpu(fw_header->start_offset));
  1873. fore200e_monitor_puts(fore200e, buf);
  1874. if (fore200e_io_poll(fore200e, &fore200e->cp_monitor->bstat, BSTAT_CP_RUNNING, 1000) == 0) {
  1875. printk(FORE200E "device %s firmware didn't start\n", fore200e->name);
  1876. goto release;
  1877. }
  1878. printk(FORE200E "device %s firmware started\n", fore200e->name);
  1879. fore200e->state = FORE200E_STATE_START_FW;
  1880. err = 0;
  1881. release:
  1882. release_firmware(firmware);
  1883. return err;
  1884. }
  1885. static int fore200e_register(struct fore200e *fore200e, struct device *parent)
  1886. {
  1887. struct atm_dev* atm_dev;
  1888. DPRINTK(2, "device %s being registered\n", fore200e->name);
  1889. atm_dev = atm_dev_register(fore200e->bus->proc_name, parent, &fore200e_ops,
  1890. -1, NULL);
  1891. if (atm_dev == NULL) {
  1892. printk(FORE200E "unable to register device %s\n", fore200e->name);
  1893. return -ENODEV;
  1894. }
  1895. atm_dev->dev_data = fore200e;
  1896. fore200e->atm_dev = atm_dev;
  1897. atm_dev->ci_range.vpi_bits = FORE200E_VPI_BITS;
  1898. atm_dev->ci_range.vci_bits = FORE200E_VCI_BITS;
  1899. fore200e->available_cell_rate = ATM_OC3_PCR;
  1900. fore200e->state = FORE200E_STATE_REGISTER;
  1901. return 0;
  1902. }
  1903. static int fore200e_init(struct fore200e *fore200e, struct device *parent)
  1904. {
  1905. if (fore200e_register(fore200e, parent) < 0)
  1906. return -ENODEV;
  1907. if (fore200e->bus->configure(fore200e) < 0)
  1908. return -ENODEV;
  1909. if (fore200e->bus->map(fore200e) < 0)
  1910. return -ENODEV;
  1911. if (fore200e_reset(fore200e, 1) < 0)
  1912. return -ENODEV;
  1913. if (fore200e_load_and_start_fw(fore200e) < 0)
  1914. return -ENODEV;
  1915. if (fore200e_initialize(fore200e) < 0)
  1916. return -ENODEV;
  1917. if (fore200e_init_cmd_queue(fore200e) < 0)
  1918. return -ENOMEM;
  1919. if (fore200e_init_tx_queue(fore200e) < 0)
  1920. return -ENOMEM;
  1921. if (fore200e_init_rx_queue(fore200e) < 0)
  1922. return -ENOMEM;
  1923. if (fore200e_init_bs_queue(fore200e) < 0)
  1924. return -ENOMEM;
  1925. if (fore200e_alloc_rx_buf(fore200e) < 0)
  1926. return -ENOMEM;
  1927. if (fore200e_get_esi(fore200e) < 0)
  1928. return -EIO;
  1929. if (fore200e_irq_request(fore200e) < 0)
  1930. return -EBUSY;
  1931. fore200e_supply(fore200e);
  1932. /* all done, board initialization is now complete */
  1933. fore200e->state = FORE200E_STATE_COMPLETE;
  1934. return 0;
  1935. }
  1936. #ifdef CONFIG_SBUS
  1937. static const struct of_device_id fore200e_sba_match[];
  1938. static int fore200e_sba_probe(struct platform_device *op)
  1939. {
  1940. const struct of_device_id *match;
  1941. const struct fore200e_bus *bus;
  1942. struct fore200e *fore200e;
  1943. static int index = 0;
  1944. int err;
  1945. match = of_match_device(fore200e_sba_match, &op->dev);
  1946. if (!match)
  1947. return -EINVAL;
  1948. bus = match->data;
  1949. fore200e = kzalloc(sizeof(struct fore200e), GFP_KERNEL);
  1950. if (!fore200e)
  1951. return -ENOMEM;
  1952. fore200e->bus = bus;
  1953. fore200e->bus_dev = op;
  1954. fore200e->irq = op->archdata.irqs[0];
  1955. fore200e->phys_base = op->resource[0].start;
  1956. sprintf(fore200e->name, "%s-%d", bus->model_name, index);
  1957. err = fore200e_init(fore200e, &op->dev);
  1958. if (err < 0) {
  1959. fore200e_shutdown(fore200e);
  1960. kfree(fore200e);
  1961. return err;
  1962. }
  1963. index++;
  1964. dev_set_drvdata(&op->dev, fore200e);
  1965. return 0;
  1966. }
  1967. static int fore200e_sba_remove(struct platform_device *op)
  1968. {
  1969. struct fore200e *fore200e = dev_get_drvdata(&op->dev);
  1970. fore200e_shutdown(fore200e);
  1971. kfree(fore200e);
  1972. return 0;
  1973. }
  1974. static const struct of_device_id fore200e_sba_match[] = {
  1975. {
  1976. .name = SBA200E_PROM_NAME,
  1977. .data = (void *) &fore200e_bus[1],
  1978. },
  1979. {},
  1980. };
  1981. MODULE_DEVICE_TABLE(of, fore200e_sba_match);
  1982. static struct platform_driver fore200e_sba_driver = {
  1983. .driver = {
  1984. .name = "fore_200e",
  1985. .of_match_table = fore200e_sba_match,
  1986. },
  1987. .probe = fore200e_sba_probe,
  1988. .remove = fore200e_sba_remove,
  1989. };
  1990. #endif
  1991. #ifdef CONFIG_PCI
  1992. static int fore200e_pca_detect(struct pci_dev *pci_dev,
  1993. const struct pci_device_id *pci_ent)
  1994. {
  1995. const struct fore200e_bus* bus = (struct fore200e_bus*) pci_ent->driver_data;
  1996. struct fore200e* fore200e;
  1997. int err = 0;
  1998. static int index = 0;
  1999. if (pci_enable_device(pci_dev)) {
  2000. err = -EINVAL;
  2001. goto out;
  2002. }
  2003. if (dma_set_mask_and_coherent(&pci_dev->dev, DMA_BIT_MASK(32))) {
  2004. err = -EINVAL;
  2005. goto out;
  2006. }
  2007. fore200e = kzalloc(sizeof(struct fore200e), GFP_KERNEL);
  2008. if (fore200e == NULL) {
  2009. err = -ENOMEM;
  2010. goto out_disable;
  2011. }
  2012. fore200e->bus = bus;
  2013. fore200e->bus_dev = pci_dev;
  2014. fore200e->irq = pci_dev->irq;
  2015. fore200e->phys_base = pci_resource_start(pci_dev, 0);
  2016. sprintf(fore200e->name, "%s-%d", bus->model_name, index - 1);
  2017. pci_set_master(pci_dev);
  2018. printk(FORE200E "device %s found at 0x%lx, IRQ %s\n",
  2019. fore200e->bus->model_name,
  2020. fore200e->phys_base, fore200e_irq_itoa(fore200e->irq));
  2021. sprintf(fore200e->name, "%s-%d", bus->model_name, index);
  2022. err = fore200e_init(fore200e, &pci_dev->dev);
  2023. if (err < 0) {
  2024. fore200e_shutdown(fore200e);
  2025. goto out_free;
  2026. }
  2027. ++index;
  2028. pci_set_drvdata(pci_dev, fore200e);
  2029. out:
  2030. return err;
  2031. out_free:
  2032. kfree(fore200e);
  2033. out_disable:
  2034. pci_disable_device(pci_dev);
  2035. goto out;
  2036. }
  2037. static void fore200e_pca_remove_one(struct pci_dev *pci_dev)
  2038. {
  2039. struct fore200e *fore200e;
  2040. fore200e = pci_get_drvdata(pci_dev);
  2041. fore200e_shutdown(fore200e);
  2042. kfree(fore200e);
  2043. pci_disable_device(pci_dev);
  2044. }
  2045. static struct pci_device_id fore200e_pca_tbl[] = {
  2046. { PCI_VENDOR_ID_FORE, PCI_DEVICE_ID_FORE_PCA200E, PCI_ANY_ID, PCI_ANY_ID,
  2047. 0, 0, (unsigned long) &fore200e_bus[0] },
  2048. { 0, }
  2049. };
  2050. MODULE_DEVICE_TABLE(pci, fore200e_pca_tbl);
  2051. static struct pci_driver fore200e_pca_driver = {
  2052. .name = "fore_200e",
  2053. .probe = fore200e_pca_detect,
  2054. .remove = fore200e_pca_remove_one,
  2055. .id_table = fore200e_pca_tbl,
  2056. };
  2057. #endif
  2058. static int __init fore200e_module_init(void)
  2059. {
  2060. int err = 0;
  2061. printk(FORE200E "FORE Systems 200E-series ATM driver - version " FORE200E_VERSION "\n");
  2062. #ifdef CONFIG_SBUS
  2063. err = platform_driver_register(&fore200e_sba_driver);
  2064. if (err)
  2065. return err;
  2066. #endif
  2067. #ifdef CONFIG_PCI
  2068. err = pci_register_driver(&fore200e_pca_driver);
  2069. #endif
  2070. #ifdef CONFIG_SBUS
  2071. if (err)
  2072. platform_driver_unregister(&fore200e_sba_driver);
  2073. #endif
  2074. return err;
  2075. }
  2076. static void __exit fore200e_module_cleanup(void)
  2077. {
  2078. #ifdef CONFIG_PCI
  2079. pci_unregister_driver(&fore200e_pca_driver);
  2080. #endif
  2081. #ifdef CONFIG_SBUS
  2082. platform_driver_unregister(&fore200e_sba_driver);
  2083. #endif
  2084. }
  2085. static int
  2086. fore200e_proc_read(struct atm_dev *dev, loff_t* pos, char* page)
  2087. {
  2088. struct fore200e* fore200e = FORE200E_DEV(dev);
  2089. struct fore200e_vcc* fore200e_vcc;
  2090. struct atm_vcc* vcc;
  2091. int i, len, left = *pos;
  2092. unsigned long flags;
  2093. if (!left--) {
  2094. if (fore200e_getstats(fore200e) < 0)
  2095. return -EIO;
  2096. len = sprintf(page,"\n"
  2097. " device:\n"
  2098. " internal name:\t\t%s\n", fore200e->name);
  2099. /* print bus-specific information */
  2100. if (fore200e->bus->proc_read)
  2101. len += fore200e->bus->proc_read(fore200e, page + len);
  2102. len += sprintf(page + len,
  2103. " interrupt line:\t\t%s\n"
  2104. " physical base address:\t0x%p\n"
  2105. " virtual base address:\t0x%p\n"
  2106. " factory address (ESI):\t%pM\n"
  2107. " board serial number:\t\t%d\n\n",
  2108. fore200e_irq_itoa(fore200e->irq),
  2109. (void*)fore200e->phys_base,
  2110. fore200e->virt_base,
  2111. fore200e->esi,
  2112. fore200e->esi[4] * 256 + fore200e->esi[5]);
  2113. return len;
  2114. }
  2115. if (!left--)
  2116. return sprintf(page,
  2117. " free small bufs, scheme 1:\t%d\n"
  2118. " free large bufs, scheme 1:\t%d\n"
  2119. " free small bufs, scheme 2:\t%d\n"
  2120. " free large bufs, scheme 2:\t%d\n",
  2121. fore200e->host_bsq[ BUFFER_SCHEME_ONE ][ BUFFER_MAGN_SMALL ].freebuf_count,
  2122. fore200e->host_bsq[ BUFFER_SCHEME_ONE ][ BUFFER_MAGN_LARGE ].freebuf_count,
  2123. fore200e->host_bsq[ BUFFER_SCHEME_TWO ][ BUFFER_MAGN_SMALL ].freebuf_count,
  2124. fore200e->host_bsq[ BUFFER_SCHEME_TWO ][ BUFFER_MAGN_LARGE ].freebuf_count);
  2125. if (!left--) {
  2126. u32 hb = fore200e->bus->read(&fore200e->cp_queues->heartbeat);
  2127. len = sprintf(page,"\n\n"
  2128. " cell processor:\n"
  2129. " heartbeat state:\t\t");
  2130. if (hb >> 16 != 0xDEAD)
  2131. len += sprintf(page + len, "0x%08x\n", hb);
  2132. else
  2133. len += sprintf(page + len, "*** FATAL ERROR %04x ***\n", hb & 0xFFFF);
  2134. return len;
  2135. }
  2136. if (!left--) {
  2137. static const char* media_name[] = {
  2138. "unshielded twisted pair",
  2139. "multimode optical fiber ST",
  2140. "multimode optical fiber SC",
  2141. "single-mode optical fiber ST",
  2142. "single-mode optical fiber SC",
  2143. "unknown"
  2144. };
  2145. static const char* oc3_mode[] = {
  2146. "normal operation",
  2147. "diagnostic loopback",
  2148. "line loopback",
  2149. "unknown"
  2150. };
  2151. u32 fw_release = fore200e->bus->read(&fore200e->cp_queues->fw_release);
  2152. u32 mon960_release = fore200e->bus->read(&fore200e->cp_queues->mon960_release);
  2153. u32 oc3_revision = fore200e->bus->read(&fore200e->cp_queues->oc3_revision);
  2154. u32 media_index = FORE200E_MEDIA_INDEX(fore200e->bus->read(&fore200e->cp_queues->media_type));
  2155. u32 oc3_index;
  2156. if (media_index > 4)
  2157. media_index = 5;
  2158. switch (fore200e->loop_mode) {
  2159. case ATM_LM_NONE: oc3_index = 0;
  2160. break;
  2161. case ATM_LM_LOC_PHY: oc3_index = 1;
  2162. break;
  2163. case ATM_LM_RMT_PHY: oc3_index = 2;
  2164. break;
  2165. default: oc3_index = 3;
  2166. }
  2167. return sprintf(page,
  2168. " firmware release:\t\t%d.%d.%d\n"
  2169. " monitor release:\t\t%d.%d\n"
  2170. " media type:\t\t\t%s\n"
  2171. " OC-3 revision:\t\t0x%x\n"
  2172. " OC-3 mode:\t\t\t%s",
  2173. fw_release >> 16, fw_release << 16 >> 24, fw_release << 24 >> 24,
  2174. mon960_release >> 16, mon960_release << 16 >> 16,
  2175. media_name[ media_index ],
  2176. oc3_revision,
  2177. oc3_mode[ oc3_index ]);
  2178. }
  2179. if (!left--) {
  2180. struct cp_monitor __iomem * cp_monitor = fore200e->cp_monitor;
  2181. return sprintf(page,
  2182. "\n\n"
  2183. " monitor:\n"
  2184. " version number:\t\t%d\n"
  2185. " boot status word:\t\t0x%08x\n",
  2186. fore200e->bus->read(&cp_monitor->mon_version),
  2187. fore200e->bus->read(&cp_monitor->bstat));
  2188. }
  2189. if (!left--)
  2190. return sprintf(page,
  2191. "\n"
  2192. " device statistics:\n"
  2193. " 4b5b:\n"
  2194. " crc_header_errors:\t\t%10u\n"
  2195. " framing_errors:\t\t%10u\n",
  2196. be32_to_cpu(fore200e->stats->phy.crc_header_errors),
  2197. be32_to_cpu(fore200e->stats->phy.framing_errors));
  2198. if (!left--)
  2199. return sprintf(page, "\n"
  2200. " OC-3:\n"
  2201. " section_bip8_errors:\t%10u\n"
  2202. " path_bip8_errors:\t\t%10u\n"
  2203. " line_bip24_errors:\t\t%10u\n"
  2204. " line_febe_errors:\t\t%10u\n"
  2205. " path_febe_errors:\t\t%10u\n"
  2206. " corr_hcs_errors:\t\t%10u\n"
  2207. " ucorr_hcs_errors:\t\t%10u\n",
  2208. be32_to_cpu(fore200e->stats->oc3.section_bip8_errors),
  2209. be32_to_cpu(fore200e->stats->oc3.path_bip8_errors),
  2210. be32_to_cpu(fore200e->stats->oc3.line_bip24_errors),
  2211. be32_to_cpu(fore200e->stats->oc3.line_febe_errors),
  2212. be32_to_cpu(fore200e->stats->oc3.path_febe_errors),
  2213. be32_to_cpu(fore200e->stats->oc3.corr_hcs_errors),
  2214. be32_to_cpu(fore200e->stats->oc3.ucorr_hcs_errors));
  2215. if (!left--)
  2216. return sprintf(page,"\n"
  2217. " ATM:\t\t\t\t cells\n"
  2218. " TX:\t\t\t%10u\n"
  2219. " RX:\t\t\t%10u\n"
  2220. " vpi out of range:\t\t%10u\n"
  2221. " vpi no conn:\t\t%10u\n"
  2222. " vci out of range:\t\t%10u\n"
  2223. " vci no conn:\t\t%10u\n",
  2224. be32_to_cpu(fore200e->stats->atm.cells_transmitted),
  2225. be32_to_cpu(fore200e->stats->atm.cells_received),
  2226. be32_to_cpu(fore200e->stats->atm.vpi_bad_range),
  2227. be32_to_cpu(fore200e->stats->atm.vpi_no_conn),
  2228. be32_to_cpu(fore200e->stats->atm.vci_bad_range),
  2229. be32_to_cpu(fore200e->stats->atm.vci_no_conn));
  2230. if (!left--)
  2231. return sprintf(page,"\n"
  2232. " AAL0:\t\t\t cells\n"
  2233. " TX:\t\t\t%10u\n"
  2234. " RX:\t\t\t%10u\n"
  2235. " dropped:\t\t\t%10u\n",
  2236. be32_to_cpu(fore200e->stats->aal0.cells_transmitted),
  2237. be32_to_cpu(fore200e->stats->aal0.cells_received),
  2238. be32_to_cpu(fore200e->stats->aal0.cells_dropped));
  2239. if (!left--)
  2240. return sprintf(page,"\n"
  2241. " AAL3/4:\n"
  2242. " SAR sublayer:\t\t cells\n"
  2243. " TX:\t\t\t%10u\n"
  2244. " RX:\t\t\t%10u\n"
  2245. " dropped:\t\t\t%10u\n"
  2246. " CRC errors:\t\t%10u\n"
  2247. " protocol errors:\t\t%10u\n\n"
  2248. " CS sublayer:\t\t PDUs\n"
  2249. " TX:\t\t\t%10u\n"
  2250. " RX:\t\t\t%10u\n"
  2251. " dropped:\t\t\t%10u\n"
  2252. " protocol errors:\t\t%10u\n",
  2253. be32_to_cpu(fore200e->stats->aal34.cells_transmitted),
  2254. be32_to_cpu(fore200e->stats->aal34.cells_received),
  2255. be32_to_cpu(fore200e->stats->aal34.cells_dropped),
  2256. be32_to_cpu(fore200e->stats->aal34.cells_crc_errors),
  2257. be32_to_cpu(fore200e->stats->aal34.cells_protocol_errors),
  2258. be32_to_cpu(fore200e->stats->aal34.cspdus_transmitted),
  2259. be32_to_cpu(fore200e->stats->aal34.cspdus_received),
  2260. be32_to_cpu(fore200e->stats->aal34.cspdus_dropped),
  2261. be32_to_cpu(fore200e->stats->aal34.cspdus_protocol_errors));
  2262. if (!left--)
  2263. return sprintf(page,"\n"
  2264. " AAL5:\n"
  2265. " SAR sublayer:\t\t cells\n"
  2266. " TX:\t\t\t%10u\n"
  2267. " RX:\t\t\t%10u\n"
  2268. " dropped:\t\t\t%10u\n"
  2269. " congestions:\t\t%10u\n\n"
  2270. " CS sublayer:\t\t PDUs\n"
  2271. " TX:\t\t\t%10u\n"
  2272. " RX:\t\t\t%10u\n"
  2273. " dropped:\t\t\t%10u\n"
  2274. " CRC errors:\t\t%10u\n"
  2275. " protocol errors:\t\t%10u\n",
  2276. be32_to_cpu(fore200e->stats->aal5.cells_transmitted),
  2277. be32_to_cpu(fore200e->stats->aal5.cells_received),
  2278. be32_to_cpu(fore200e->stats->aal5.cells_dropped),
  2279. be32_to_cpu(fore200e->stats->aal5.congestion_experienced),
  2280. be32_to_cpu(fore200e->stats->aal5.cspdus_transmitted),
  2281. be32_to_cpu(fore200e->stats->aal5.cspdus_received),
  2282. be32_to_cpu(fore200e->stats->aal5.cspdus_dropped),
  2283. be32_to_cpu(fore200e->stats->aal5.cspdus_crc_errors),
  2284. be32_to_cpu(fore200e->stats->aal5.cspdus_protocol_errors));
  2285. if (!left--)
  2286. return sprintf(page,"\n"
  2287. " AUX:\t\t allocation failures\n"
  2288. " small b1:\t\t\t%10u\n"
  2289. " large b1:\t\t\t%10u\n"
  2290. " small b2:\t\t\t%10u\n"
  2291. " large b2:\t\t\t%10u\n"
  2292. " RX PDUs:\t\t\t%10u\n"
  2293. " TX PDUs:\t\t\t%10lu\n",
  2294. be32_to_cpu(fore200e->stats->aux.small_b1_failed),
  2295. be32_to_cpu(fore200e->stats->aux.large_b1_failed),
  2296. be32_to_cpu(fore200e->stats->aux.small_b2_failed),
  2297. be32_to_cpu(fore200e->stats->aux.large_b2_failed),
  2298. be32_to_cpu(fore200e->stats->aux.rpd_alloc_failed),
  2299. fore200e->tx_sat);
  2300. if (!left--)
  2301. return sprintf(page,"\n"
  2302. " receive carrier:\t\t\t%s\n",
  2303. fore200e->stats->aux.receive_carrier ? "ON" : "OFF!");
  2304. if (!left--) {
  2305. return sprintf(page,"\n"
  2306. " VCCs:\n address VPI VCI AAL "
  2307. "TX PDUs TX min/max size RX PDUs RX min/max size\n");
  2308. }
  2309. for (i = 0; i < NBR_CONNECT; i++) {
  2310. vcc = fore200e->vc_map[i].vcc;
  2311. if (vcc == NULL)
  2312. continue;
  2313. spin_lock_irqsave(&fore200e->q_lock, flags);
  2314. if (vcc && test_bit(ATM_VF_READY, &vcc->flags) && !left--) {
  2315. fore200e_vcc = FORE200E_VCC(vcc);
  2316. ASSERT(fore200e_vcc);
  2317. len = sprintf(page,
  2318. " %08x %03d %05d %1d %09lu %05d/%05d %09lu %05d/%05d\n",
  2319. (u32)(unsigned long)vcc,
  2320. vcc->vpi, vcc->vci, fore200e_atm2fore_aal(vcc->qos.aal),
  2321. fore200e_vcc->tx_pdu,
  2322. fore200e_vcc->tx_min_pdu > 0xFFFF ? 0 : fore200e_vcc->tx_min_pdu,
  2323. fore200e_vcc->tx_max_pdu,
  2324. fore200e_vcc->rx_pdu,
  2325. fore200e_vcc->rx_min_pdu > 0xFFFF ? 0 : fore200e_vcc->rx_min_pdu,
  2326. fore200e_vcc->rx_max_pdu);
  2327. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  2328. return len;
  2329. }
  2330. spin_unlock_irqrestore(&fore200e->q_lock, flags);
  2331. }
  2332. return 0;
  2333. }
  2334. module_init(fore200e_module_init);
  2335. module_exit(fore200e_module_cleanup);
  2336. static const struct atmdev_ops fore200e_ops =
  2337. {
  2338. .open = fore200e_open,
  2339. .close = fore200e_close,
  2340. .ioctl = fore200e_ioctl,
  2341. .getsockopt = fore200e_getsockopt,
  2342. .setsockopt = fore200e_setsockopt,
  2343. .send = fore200e_send,
  2344. .change_qos = fore200e_change_qos,
  2345. .proc_read = fore200e_proc_read,
  2346. .owner = THIS_MODULE
  2347. };
  2348. static const struct fore200e_bus fore200e_bus[] = {
  2349. #ifdef CONFIG_PCI
  2350. { "PCA-200E", "pca200e", 32, 4, 32,
  2351. fore200e_pca_read,
  2352. fore200e_pca_write,
  2353. fore200e_pca_dma_map,
  2354. fore200e_pca_dma_unmap,
  2355. fore200e_pca_dma_sync_for_cpu,
  2356. fore200e_pca_dma_sync_for_device,
  2357. fore200e_pca_dma_chunk_alloc,
  2358. fore200e_pca_dma_chunk_free,
  2359. fore200e_pca_configure,
  2360. fore200e_pca_map,
  2361. fore200e_pca_reset,
  2362. fore200e_pca_prom_read,
  2363. fore200e_pca_unmap,
  2364. NULL,
  2365. fore200e_pca_irq_check,
  2366. fore200e_pca_irq_ack,
  2367. fore200e_pca_proc_read,
  2368. },
  2369. #endif
  2370. #ifdef CONFIG_SBUS
  2371. { "SBA-200E", "sba200e", 32, 64, 32,
  2372. fore200e_sba_read,
  2373. fore200e_sba_write,
  2374. fore200e_sba_dma_map,
  2375. fore200e_sba_dma_unmap,
  2376. fore200e_sba_dma_sync_for_cpu,
  2377. fore200e_sba_dma_sync_for_device,
  2378. fore200e_sba_dma_chunk_alloc,
  2379. fore200e_sba_dma_chunk_free,
  2380. fore200e_sba_configure,
  2381. fore200e_sba_map,
  2382. fore200e_sba_reset,
  2383. fore200e_sba_prom_read,
  2384. fore200e_sba_unmap,
  2385. fore200e_sba_irq_enable,
  2386. fore200e_sba_irq_check,
  2387. fore200e_sba_irq_ack,
  2388. fore200e_sba_proc_read,
  2389. },
  2390. #endif
  2391. {}
  2392. };
  2393. MODULE_LICENSE("GPL");
  2394. #ifdef CONFIG_PCI
  2395. #ifdef __LITTLE_ENDIAN__
  2396. MODULE_FIRMWARE("pca200e.bin");
  2397. #else
  2398. MODULE_FIRMWARE("pca200e_ecd.bin2");
  2399. #endif
  2400. #endif /* CONFIG_PCI */
  2401. #ifdef CONFIG_SBUS
  2402. MODULE_FIRMWARE("sba200e_ecd.bin2");
  2403. #endif