clk-816x.c 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. /*
  2. * This program is free software; you can redistribute it and/or
  3. * modify it under the terms of the GNU General Public License as
  4. * published by the Free Software Foundation version 2.
  5. *
  6. * This program is distributed "as is" WITHOUT ANY WARRANTY of any
  7. * kind, whether express or implied; without even the implied warranty
  8. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  9. * GNU General Public License for more details.
  10. */
  11. #include <linux/kernel.h>
  12. #include <linux/list.h>
  13. #include <linux/clk-provider.h>
  14. #include <linux/clk/ti.h>
  15. #include "clock.h"
  16. static struct ti_dt_clk dm816x_clks[] = {
  17. DT_CLK(NULL, "sys_clkin", "sys_clkin_ck"),
  18. DT_CLK(NULL, "timer_sys_ck", "sys_clkin_ck"),
  19. DT_CLK(NULL, "sys_32k_ck", "sys_32k_ck"),
  20. DT_CLK(NULL, "timer_32k_ck", "sysclk18_ck"),
  21. DT_CLK(NULL, "timer_ext_ck", "tclkin_ck"),
  22. DT_CLK(NULL, "mpu_ck", "mpu_ck"),
  23. DT_CLK(NULL, "timer1_fck", "timer1_fck"),
  24. DT_CLK(NULL, "timer2_fck", "timer2_fck"),
  25. DT_CLK(NULL, "timer3_fck", "timer3_fck"),
  26. DT_CLK(NULL, "timer4_fck", "timer4_fck"),
  27. DT_CLK(NULL, "timer5_fck", "timer5_fck"),
  28. DT_CLK(NULL, "timer6_fck", "timer6_fck"),
  29. DT_CLK(NULL, "timer7_fck", "timer7_fck"),
  30. DT_CLK(NULL, "sysclk4_ck", "sysclk4_ck"),
  31. DT_CLK(NULL, "sysclk5_ck", "sysclk5_ck"),
  32. DT_CLK(NULL, "sysclk6_ck", "sysclk6_ck"),
  33. DT_CLK(NULL, "sysclk10_ck", "sysclk10_ck"),
  34. DT_CLK(NULL, "sysclk18_ck", "sysclk18_ck"),
  35. DT_CLK(NULL, "sysclk24_ck", "sysclk24_ck"),
  36. DT_CLK("4a100000.ethernet", "sysclk24_ck", "sysclk24_ck"),
  37. { .node_name = NULL },
  38. };
  39. static const char *enable_init_clks[] = {
  40. "ddr_pll_clk1",
  41. "ddr_pll_clk2",
  42. "ddr_pll_clk3",
  43. };
  44. int __init dm816x_dt_clk_init(void)
  45. {
  46. ti_dt_clocks_register(dm816x_clks);
  47. omap2_clk_disable_autoidle_all();
  48. omap2_clk_enable_init_clocks(enable_init_clks,
  49. ARRAY_SIZE(enable_init_clks));
  50. return 0;
  51. }