amdgpu_prime.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146
  1. /*
  2. * Copyright 2012 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * based on nouveau_prime.c
  23. *
  24. * Authors: Alex Deucher
  25. */
  26. #include <drm/drmP.h>
  27. #include "amdgpu.h"
  28. #include <drm/amdgpu_drm.h>
  29. #include <linux/dma-buf.h>
  30. struct sg_table *amdgpu_gem_prime_get_sg_table(struct drm_gem_object *obj)
  31. {
  32. struct amdgpu_bo *bo = gem_to_amdgpu_bo(obj);
  33. int npages = bo->tbo.num_pages;
  34. return drm_prime_pages_to_sg(bo->tbo.ttm->pages, npages);
  35. }
  36. void *amdgpu_gem_prime_vmap(struct drm_gem_object *obj)
  37. {
  38. struct amdgpu_bo *bo = gem_to_amdgpu_bo(obj);
  39. int ret;
  40. ret = ttm_bo_kmap(&bo->tbo, 0, bo->tbo.num_pages,
  41. &bo->dma_buf_vmap);
  42. if (ret)
  43. return ERR_PTR(ret);
  44. return bo->dma_buf_vmap.virtual;
  45. }
  46. void amdgpu_gem_prime_vunmap(struct drm_gem_object *obj, void *vaddr)
  47. {
  48. struct amdgpu_bo *bo = gem_to_amdgpu_bo(obj);
  49. ttm_bo_kunmap(&bo->dma_buf_vmap);
  50. }
  51. struct drm_gem_object *amdgpu_gem_prime_import_sg_table(struct drm_device *dev,
  52. struct dma_buf_attachment *attach,
  53. struct sg_table *sg)
  54. {
  55. struct reservation_object *resv = attach->dmabuf->resv;
  56. struct amdgpu_device *adev = dev->dev_private;
  57. struct amdgpu_bo *bo;
  58. int ret;
  59. ww_mutex_lock(&resv->lock, NULL);
  60. ret = amdgpu_bo_create(adev, attach->dmabuf->size, PAGE_SIZE, false,
  61. AMDGPU_GEM_DOMAIN_GTT, 0, sg, resv, &bo);
  62. ww_mutex_unlock(&resv->lock);
  63. if (ret)
  64. return ERR_PTR(ret);
  65. mutex_lock(&adev->gem.mutex);
  66. list_add_tail(&bo->list, &adev->gem.objects);
  67. mutex_unlock(&adev->gem.mutex);
  68. bo->prime_shared_count = 1;
  69. return &bo->gem_base;
  70. }
  71. int amdgpu_gem_prime_pin(struct drm_gem_object *obj)
  72. {
  73. struct amdgpu_bo *bo = gem_to_amdgpu_bo(obj);
  74. long ret = 0;
  75. ret = amdgpu_bo_reserve(bo, false);
  76. if (unlikely(ret != 0))
  77. return ret;
  78. /*
  79. * Wait for all shared fences to complete before we switch to future
  80. * use of exclusive fence on this prime shared bo.
  81. */
  82. ret = reservation_object_wait_timeout_rcu(bo->tbo.resv, true, false,
  83. MAX_SCHEDULE_TIMEOUT);
  84. if (unlikely(ret < 0)) {
  85. DRM_DEBUG_PRIME("Fence wait failed: %li\n", ret);
  86. amdgpu_bo_unreserve(bo);
  87. return ret;
  88. }
  89. /* pin buffer into GTT */
  90. ret = amdgpu_bo_pin(bo, AMDGPU_GEM_DOMAIN_GTT, NULL);
  91. if (likely(ret == 0))
  92. bo->prime_shared_count++;
  93. amdgpu_bo_unreserve(bo);
  94. return ret;
  95. }
  96. void amdgpu_gem_prime_unpin(struct drm_gem_object *obj)
  97. {
  98. struct amdgpu_bo *bo = gem_to_amdgpu_bo(obj);
  99. int ret = 0;
  100. ret = amdgpu_bo_reserve(bo, false);
  101. if (unlikely(ret != 0))
  102. return;
  103. amdgpu_bo_unpin(bo);
  104. if (bo->prime_shared_count)
  105. bo->prime_shared_count--;
  106. amdgpu_bo_unreserve(bo);
  107. }
  108. struct reservation_object *amdgpu_gem_prime_res_obj(struct drm_gem_object *obj)
  109. {
  110. struct amdgpu_bo *bo = gem_to_amdgpu_bo(obj);
  111. return bo->tbo.resv;
  112. }
  113. struct dma_buf *amdgpu_gem_prime_export(struct drm_device *dev,
  114. struct drm_gem_object *gobj,
  115. int flags)
  116. {
  117. struct amdgpu_bo *bo = gem_to_amdgpu_bo(gobj);
  118. if (amdgpu_ttm_tt_has_userptr(bo->tbo.ttm))
  119. return ERR_PTR(-EPERM);
  120. return drm_gem_prime_export(dev, gobj, flags);
  121. }