atombios_i2c.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158
  1. /*
  2. * Copyright 2011 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Alex Deucher
  23. *
  24. */
  25. #include <drm/drmP.h>
  26. #include <drm/amdgpu_drm.h>
  27. #include "amdgpu.h"
  28. #include "atom.h"
  29. #include "amdgpu_atombios.h"
  30. #define TARGET_HW_I2C_CLOCK 50
  31. /* these are a limitation of ProcessI2cChannelTransaction not the hw */
  32. #define ATOM_MAX_HW_I2C_WRITE 3
  33. #define ATOM_MAX_HW_I2C_READ 255
  34. static int amdgpu_atombios_i2c_process_i2c_ch(struct amdgpu_i2c_chan *chan,
  35. u8 slave_addr, u8 flags,
  36. u8 *buf, u8 num)
  37. {
  38. struct drm_device *dev = chan->dev;
  39. struct amdgpu_device *adev = dev->dev_private;
  40. PROCESS_I2C_CHANNEL_TRANSACTION_PS_ALLOCATION args;
  41. int index = GetIndexIntoMasterTable(COMMAND, ProcessI2cChannelTransaction);
  42. unsigned char *base;
  43. u16 out = cpu_to_le16(0);
  44. int r = 0;
  45. memset(&args, 0, sizeof(args));
  46. mutex_lock(&chan->mutex);
  47. base = (unsigned char *)adev->mode_info.atom_context->scratch;
  48. if (flags & HW_I2C_WRITE) {
  49. if (num > ATOM_MAX_HW_I2C_WRITE) {
  50. DRM_ERROR("hw i2c: tried to write too many bytes (%d vs 3)\n", num);
  51. r = -EINVAL;
  52. goto done;
  53. }
  54. if (buf == NULL)
  55. args.ucRegIndex = 0;
  56. else
  57. args.ucRegIndex = buf[0];
  58. if (num)
  59. num--;
  60. if (num)
  61. memcpy(&out, &buf[1], num);
  62. args.lpI2CDataOut = cpu_to_le16(out);
  63. } else {
  64. if (num > ATOM_MAX_HW_I2C_READ) {
  65. DRM_ERROR("hw i2c: tried to read too many bytes (%d vs 255)\n", num);
  66. r = -EINVAL;
  67. goto done;
  68. }
  69. args.ucRegIndex = 0;
  70. args.lpI2CDataOut = 0;
  71. }
  72. args.ucFlag = flags;
  73. args.ucI2CSpeed = TARGET_HW_I2C_CLOCK;
  74. args.ucTransBytes = num;
  75. args.ucSlaveAddr = slave_addr << 1;
  76. args.ucLineNumber = chan->rec.i2c_id;
  77. amdgpu_atom_execute_table(adev->mode_info.atom_context, index, (uint32_t *)&args);
  78. /* error */
  79. if (args.ucStatus != HW_ASSISTED_I2C_STATUS_SUCCESS) {
  80. DRM_DEBUG_KMS("hw_i2c error\n");
  81. r = -EIO;
  82. goto done;
  83. }
  84. if (!(flags & HW_I2C_WRITE))
  85. amdgpu_atombios_copy_swap(buf, base, num, false);
  86. done:
  87. mutex_unlock(&chan->mutex);
  88. return r;
  89. }
  90. int amdgpu_atombios_i2c_xfer(struct i2c_adapter *i2c_adap,
  91. struct i2c_msg *msgs, int num)
  92. {
  93. struct amdgpu_i2c_chan *i2c = i2c_get_adapdata(i2c_adap);
  94. struct i2c_msg *p;
  95. int i, remaining, current_count, buffer_offset, max_bytes, ret;
  96. u8 flags;
  97. /* check for bus probe */
  98. p = &msgs[0];
  99. if ((num == 1) && (p->len == 0)) {
  100. ret = amdgpu_atombios_i2c_process_i2c_ch(i2c,
  101. p->addr, HW_I2C_WRITE,
  102. NULL, 0);
  103. if (ret)
  104. return ret;
  105. else
  106. return num;
  107. }
  108. for (i = 0; i < num; i++) {
  109. p = &msgs[i];
  110. remaining = p->len;
  111. buffer_offset = 0;
  112. /* max_bytes are a limitation of ProcessI2cChannelTransaction not the hw */
  113. if (p->flags & I2C_M_RD) {
  114. max_bytes = ATOM_MAX_HW_I2C_READ;
  115. flags = HW_I2C_READ;
  116. } else {
  117. max_bytes = ATOM_MAX_HW_I2C_WRITE;
  118. flags = HW_I2C_WRITE;
  119. }
  120. while (remaining) {
  121. if (remaining > max_bytes)
  122. current_count = max_bytes;
  123. else
  124. current_count = remaining;
  125. ret = amdgpu_atombios_i2c_process_i2c_ch(i2c,
  126. p->addr, flags,
  127. &p->buf[buffer_offset], current_count);
  128. if (ret)
  129. return ret;
  130. remaining -= current_count;
  131. buffer_offset += current_count;
  132. }
  133. }
  134. return num;
  135. }
  136. u32 amdgpu_atombios_i2c_func(struct i2c_adapter *adap)
  137. {
  138. return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;
  139. }