Kconfig 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. config INTEL_TH
  2. tristate "Intel(R) Trace Hub controller"
  3. help
  4. Intel(R) Trace Hub (TH) is a set of hardware blocks (subdevices) that
  5. produce, switch and output trace data from multiple hardware and
  6. software sources over several types of trace output ports encoded
  7. in System Trace Protocol (MIPI STPv2) and is intended to perform
  8. full system debugging.
  9. This option enables intel_th bus and common code used by TH
  10. subdevices to interact with each other and hardware and for
  11. platform glue layers to drive Intel TH devices.
  12. Say Y here to enable Intel(R) Trace Hub controller support.
  13. if INTEL_TH
  14. config INTEL_TH_PCI
  15. tristate "Intel(R) Trace Hub PCI controller"
  16. depends on PCI
  17. help
  18. Intel(R) Trace Hub may exist as a PCI device. This option enables
  19. support glue layer for PCI-based Intel TH.
  20. Say Y here to enable PCI Intel TH support.
  21. config INTEL_TH_GTH
  22. tristate "Intel(R) Trace Hub Global Trace Hub"
  23. help
  24. Global Trace Hub (GTH) is the central component of the
  25. Intel TH infrastructure and acts as a switch for source
  26. and output devices. This driver is required for other
  27. Intel TH subdevices to initialize.
  28. Say Y here to enable GTH subdevice of Intel(R) Trace Hub.
  29. config INTEL_TH_STH
  30. tristate "Intel(R) Trace Hub Software Trace Hub support"
  31. depends on STM
  32. help
  33. Software Trace Hub (STH) enables trace data from software
  34. trace sources to be sent out via Intel(R) Trace Hub. It
  35. uses stm class device to interface with its sources.
  36. Say Y here to enable STH subdevice of Intel(R) Trace Hub.
  37. config INTEL_TH_MSU
  38. tristate "Intel(R) Trace Hub Memory Storage Unit"
  39. help
  40. Memory Storage Unit (MSU) trace output device enables
  41. storing STP traces to system memory. It supports single
  42. and multiblock modes of operation and provides read()
  43. and mmap() access to the collected data.
  44. Say Y here to enable MSU output device for Intel TH.
  45. config INTEL_TH_PTI
  46. tristate "Intel(R) Trace Hub PTI output"
  47. help
  48. Parallel Trace Interface unit (PTI) is a trace output device
  49. of Intel TH architecture that facilitates STP trace output via
  50. a PTI port.
  51. Say Y to enable PTI output of Intel TH data.
  52. config INTEL_TH_DEBUG
  53. bool "Intel(R) Trace Hub debugging"
  54. depends on DEBUG_FS
  55. help
  56. Say Y here to enable debugging.
  57. endif