mt312_priv.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165
  1. /*
  2. Driver for Zarlink MT312 QPSK Frontend
  3. Copyright (C) 2003 Andreas Oberritter <obi@linuxtv.org>
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. */
  16. #ifndef _DVB_FRONTENDS_MT312_PRIV
  17. #define _DVB_FRONTENDS_MT312_PRIV
  18. enum mt312_reg_addr {
  19. QPSK_INT_H = 0,
  20. QPSK_INT_M = 1,
  21. QPSK_INT_L = 2,
  22. FEC_INT = 3,
  23. QPSK_STAT_H = 4,
  24. QPSK_STAT_L = 5,
  25. FEC_STATUS = 6,
  26. LNB_FREQ_H = 7,
  27. LNB_FREQ_L = 8,
  28. M_SNR_H = 9,
  29. M_SNR_L = 10,
  30. VIT_ERRCNT_H = 11,
  31. VIT_ERRCNT_M = 12,
  32. VIT_ERRCNT_L = 13,
  33. RS_BERCNT_H = 14,
  34. RS_BERCNT_M = 15,
  35. RS_BERCNT_L = 16,
  36. RS_UBC_H = 17,
  37. RS_UBC_L = 18,
  38. SIG_LEVEL = 19,
  39. GPP_CTRL = 20,
  40. RESET = 21,
  41. DISEQC_MODE = 22,
  42. SYM_RATE_H = 23,
  43. SYM_RATE_L = 24,
  44. VIT_MODE = 25,
  45. QPSK_CTRL = 26,
  46. GO = 27,
  47. IE_QPSK_H = 28,
  48. IE_QPSK_M = 29,
  49. IE_QPSK_L = 30,
  50. IE_FEC = 31,
  51. QPSK_STAT_EN = 32,
  52. FEC_STAT_EN = 33,
  53. SYS_CLK = 34,
  54. DISEQC_RATIO = 35,
  55. DISEQC_INSTR = 36,
  56. FR_LIM = 37,
  57. FR_OFF = 38,
  58. AGC_CTRL = 39,
  59. AGC_INIT = 40,
  60. AGC_REF = 41,
  61. AGC_MAX = 42,
  62. AGC_MIN = 43,
  63. AGC_LK_TH = 44,
  64. TS_AGC_LK_TH = 45,
  65. AGC_PWR_SET = 46,
  66. QPSK_MISC = 47,
  67. SNR_THS_LOW = 48,
  68. SNR_THS_HIGH = 49,
  69. TS_SW_RATE = 50,
  70. TS_SW_LIM_L = 51,
  71. TS_SW_LIM_H = 52,
  72. CS_SW_RATE_1 = 53,
  73. CS_SW_RATE_2 = 54,
  74. CS_SW_RATE_3 = 55,
  75. CS_SW_RATE_4 = 56,
  76. CS_SW_LIM = 57,
  77. TS_LPK = 58,
  78. TS_LPK_M = 59,
  79. TS_LPK_L = 60,
  80. CS_KPROP_H = 61,
  81. CS_KPROP_L = 62,
  82. CS_KINT_H = 63,
  83. CS_KINT_L = 64,
  84. QPSK_SCALE = 65,
  85. TLD_OUTCLK_TH = 66,
  86. TLD_INCLK_TH = 67,
  87. FLD_TH = 68,
  88. PLD_OUTLK3 = 69,
  89. PLD_OUTLK2 = 70,
  90. PLD_OUTLK1 = 71,
  91. PLD_OUTLK0 = 72,
  92. PLD_INLK3 = 73,
  93. PLD_INLK2 = 74,
  94. PLD_INLK1 = 75,
  95. PLD_INLK0 = 76,
  96. PLD_ACC_TIME = 77,
  97. SWEEP_PAR = 78,
  98. STARTUP_TIME = 79,
  99. LOSSLOCK_TH = 80,
  100. FEC_LOCK_TM = 81,
  101. LOSSLOCK_TM = 82,
  102. VIT_ERRPER_H = 83,
  103. VIT_ERRPER_M = 84,
  104. VIT_ERRPER_L = 85,
  105. HW_CTRL = 84, /* ZL10313 only */
  106. MPEG_CTRL = 85, /* ZL10313 only */
  107. VIT_SETUP = 86,
  108. VIT_REF0 = 87,
  109. VIT_REF1 = 88,
  110. VIT_REF2 = 89,
  111. VIT_REF3 = 90,
  112. VIT_REF4 = 91,
  113. VIT_REF5 = 92,
  114. VIT_REF6 = 93,
  115. VIT_MAXERR = 94,
  116. BA_SETUPT = 95,
  117. OP_CTRL = 96,
  118. FEC_SETUP = 97,
  119. PROG_SYNC = 98,
  120. AFC_SEAR_TH = 99,
  121. CSACC_DIF_TH = 100,
  122. QPSK_LK_CT = 101,
  123. QPSK_ST_CT = 102,
  124. MON_CTRL = 103,
  125. QPSK_RESET = 104,
  126. QPSK_TST_CT = 105,
  127. QPSK_TST_ST = 106,
  128. TEST_R = 107,
  129. AGC_H = 108,
  130. AGC_M = 109,
  131. AGC_L = 110,
  132. FREQ_ERR1_H = 111,
  133. FREQ_ERR1_M = 112,
  134. FREQ_ERR1_L = 113,
  135. FREQ_ERR2_H = 114,
  136. FREQ_ERR2_L = 115,
  137. SYM_RAT_OP_H = 116,
  138. SYM_RAT_OP_L = 117,
  139. DESEQC2_INT = 118,
  140. DISEQC2_STAT = 119,
  141. DISEQC2_FIFO = 120,
  142. DISEQC2_CTRL1 = 121,
  143. DISEQC2_CTRL2 = 122,
  144. MONITOR_H = 123,
  145. MONITOR_L = 124,
  146. TEST_MODE = 125,
  147. ID = 126,
  148. CONFIG = 127
  149. };
  150. enum mt312_model_id {
  151. ID_VP310 = 1,
  152. ID_MT312 = 3,
  153. ID_ZL10313 = 5,
  154. };
  155. #endif /* DVB_FRONTENDS_MT312_PRIV */