m00389_cvi_memmap_package.h 2.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * Copyright 2014-2015 Cisco Systems, Inc. and/or its affiliates.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you may redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; version 2 of the License.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16. * SOFTWARE.
  17. */
  18. #ifndef M00389_CVI_MEMMAP_PACKAGE_H
  19. #define M00389_CVI_MEMMAP_PACKAGE_H
  20. /*******************************************************************
  21. * Register Block
  22. * M00389_CVI_MEMMAP_PACKAGE_VHD_REGMAP
  23. *******************************************************************/
  24. struct m00389_cvi_regmap {
  25. uint32_t control; /* Reg 0x0000, Default=0x0 */
  26. uint32_t frame_width; /* Reg 0x0004, Default=0x10 */
  27. uint32_t frame_height; /* Reg 0x0008, Default=0xc */
  28. uint32_t freewheel_period; /* Reg 0x000c, Default=0x0 */
  29. uint32_t error_color; /* Reg 0x0010, Default=0x0 */
  30. uint32_t status; /* Reg 0x0014 */
  31. };
  32. #define M00389_CVI_REG_CONTROL_OFST 0
  33. #define M00389_CVI_REG_FRAME_WIDTH_OFST 4
  34. #define M00389_CVI_REG_FRAME_HEIGHT_OFST 8
  35. #define M00389_CVI_REG_FREEWHEEL_PERIOD_OFST 12
  36. #define M00389_CVI_REG_ERROR_COLOR_OFST 16
  37. #define M00389_CVI_REG_STATUS_OFST 20
  38. /*******************************************************************
  39. * Bit Mask for register
  40. * M00389_CVI_MEMMAP_PACKAGE_VHD_BITMAP
  41. *******************************************************************/
  42. /* control [2:0] */
  43. #define M00389_CONTROL_BITMAP_ENABLE_OFST (0)
  44. #define M00389_CONTROL_BITMAP_ENABLE_MSK (0x1 << M00389_CONTROL_BITMAP_ENABLE_OFST)
  45. #define M00389_CONTROL_BITMAP_HSYNC_POLARITY_LOW_OFST (1)
  46. #define M00389_CONTROL_BITMAP_HSYNC_POLARITY_LOW_MSK (0x1 << M00389_CONTROL_BITMAP_HSYNC_POLARITY_LOW_OFST)
  47. #define M00389_CONTROL_BITMAP_VSYNC_POLARITY_LOW_OFST (2)
  48. #define M00389_CONTROL_BITMAP_VSYNC_POLARITY_LOW_MSK (0x1 << M00389_CONTROL_BITMAP_VSYNC_POLARITY_LOW_OFST)
  49. /* status [1:0] */
  50. #define M00389_STATUS_BITMAP_LOCK_OFST (0)
  51. #define M00389_STATUS_BITMAP_LOCK_MSK (0x1 << M00389_STATUS_BITMAP_LOCK_OFST)
  52. #define M00389_STATUS_BITMAP_ERROR_OFST (1)
  53. #define M00389_STATUS_BITMAP_ERROR_MSK (0x1 << M00389_STATUS_BITMAP_ERROR_OFST)
  54. #endif /*M00389_CVI_MEMMAP_PACKAGE_H*/