cx23885-cards.c 62 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183
  1. /*
  2. * Driver for the Conexant CX23885 PCIe bridge
  3. *
  4. * Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. *
  15. * GNU General Public License for more details.
  16. */
  17. #include <linux/init.h>
  18. #include <linux/module.h>
  19. #include <linux/pci.h>
  20. #include <linux/delay.h>
  21. #include <media/cx25840.h>
  22. #include <linux/firmware.h>
  23. #include <misc/altera.h>
  24. #include "cx23885.h"
  25. #include "tuner-xc2028.h"
  26. #include "netup-eeprom.h"
  27. #include "netup-init.h"
  28. #include "altera-ci.h"
  29. #include "xc4000.h"
  30. #include "xc5000.h"
  31. #include "cx23888-ir.h"
  32. static unsigned int netup_card_rev = 4;
  33. module_param(netup_card_rev, int, 0644);
  34. MODULE_PARM_DESC(netup_card_rev,
  35. "NetUP Dual DVB-T/C CI card revision");
  36. static unsigned int enable_885_ir;
  37. module_param(enable_885_ir, int, 0644);
  38. MODULE_PARM_DESC(enable_885_ir,
  39. "Enable integrated IR controller for supported\n"
  40. "\t\t CX2388[57] boards that are wired for it:\n"
  41. "\t\t\tHVR-1250 (reported safe)\n"
  42. "\t\t\tTerraTec Cinergy T PCIe Dual (not well tested, appears to be safe)\n"
  43. "\t\t\tTeVii S470 (reported unsafe)\n"
  44. "\t\t This can cause an interrupt storm with some cards.\n"
  45. "\t\t Default: 0 [Disabled]");
  46. /* ------------------------------------------------------------------ */
  47. /* board config info */
  48. struct cx23885_board cx23885_boards[] = {
  49. [CX23885_BOARD_UNKNOWN] = {
  50. .name = "UNKNOWN/GENERIC",
  51. /* Ensure safe default for unknown boards */
  52. .clk_freq = 0,
  53. .input = {{
  54. .type = CX23885_VMUX_COMPOSITE1,
  55. .vmux = 0,
  56. }, {
  57. .type = CX23885_VMUX_COMPOSITE2,
  58. .vmux = 1,
  59. }, {
  60. .type = CX23885_VMUX_COMPOSITE3,
  61. .vmux = 2,
  62. }, {
  63. .type = CX23885_VMUX_COMPOSITE4,
  64. .vmux = 3,
  65. } },
  66. },
  67. [CX23885_BOARD_HAUPPAUGE_HVR1800lp] = {
  68. .name = "Hauppauge WinTV-HVR1800lp",
  69. .portc = CX23885_MPEG_DVB,
  70. .input = {{
  71. .type = CX23885_VMUX_TELEVISION,
  72. .vmux = 0,
  73. .gpio0 = 0xff00,
  74. }, {
  75. .type = CX23885_VMUX_DEBUG,
  76. .vmux = 0,
  77. .gpio0 = 0xff01,
  78. }, {
  79. .type = CX23885_VMUX_COMPOSITE1,
  80. .vmux = 1,
  81. .gpio0 = 0xff02,
  82. }, {
  83. .type = CX23885_VMUX_SVIDEO,
  84. .vmux = 2,
  85. .gpio0 = 0xff02,
  86. } },
  87. },
  88. [CX23885_BOARD_HAUPPAUGE_HVR1800] = {
  89. .name = "Hauppauge WinTV-HVR1800",
  90. .porta = CX23885_ANALOG_VIDEO,
  91. .portb = CX23885_MPEG_ENCODER,
  92. .portc = CX23885_MPEG_DVB,
  93. .tuner_type = TUNER_PHILIPS_TDA8290,
  94. .tuner_addr = 0x42, /* 0x84 >> 1 */
  95. .tuner_bus = 1,
  96. .input = {{
  97. .type = CX23885_VMUX_TELEVISION,
  98. .vmux = CX25840_VIN7_CH3 |
  99. CX25840_VIN5_CH2 |
  100. CX25840_VIN2_CH1,
  101. .amux = CX25840_AUDIO8,
  102. .gpio0 = 0,
  103. }, {
  104. .type = CX23885_VMUX_COMPOSITE1,
  105. .vmux = CX25840_VIN7_CH3 |
  106. CX25840_VIN4_CH2 |
  107. CX25840_VIN6_CH1,
  108. .amux = CX25840_AUDIO7,
  109. .gpio0 = 0,
  110. }, {
  111. .type = CX23885_VMUX_SVIDEO,
  112. .vmux = CX25840_VIN7_CH3 |
  113. CX25840_VIN4_CH2 |
  114. CX25840_VIN8_CH1 |
  115. CX25840_SVIDEO_ON,
  116. .amux = CX25840_AUDIO7,
  117. .gpio0 = 0,
  118. } },
  119. },
  120. [CX23885_BOARD_HAUPPAUGE_HVR1250] = {
  121. .name = "Hauppauge WinTV-HVR1250",
  122. .porta = CX23885_ANALOG_VIDEO,
  123. .portc = CX23885_MPEG_DVB,
  124. #ifdef MT2131_NO_ANALOG_SUPPORT_YET
  125. .tuner_type = TUNER_PHILIPS_TDA8290,
  126. .tuner_addr = 0x42, /* 0x84 >> 1 */
  127. .tuner_bus = 1,
  128. #endif
  129. .force_bff = 1,
  130. .input = {{
  131. #ifdef MT2131_NO_ANALOG_SUPPORT_YET
  132. .type = CX23885_VMUX_TELEVISION,
  133. .vmux = CX25840_VIN7_CH3 |
  134. CX25840_VIN5_CH2 |
  135. CX25840_VIN2_CH1,
  136. .amux = CX25840_AUDIO8,
  137. .gpio0 = 0xff00,
  138. }, {
  139. #endif
  140. .type = CX23885_VMUX_COMPOSITE1,
  141. .vmux = CX25840_VIN7_CH3 |
  142. CX25840_VIN4_CH2 |
  143. CX25840_VIN6_CH1,
  144. .amux = CX25840_AUDIO7,
  145. .gpio0 = 0xff02,
  146. }, {
  147. .type = CX23885_VMUX_SVIDEO,
  148. .vmux = CX25840_VIN7_CH3 |
  149. CX25840_VIN4_CH2 |
  150. CX25840_VIN8_CH1 |
  151. CX25840_SVIDEO_ON,
  152. .amux = CX25840_AUDIO7,
  153. .gpio0 = 0xff02,
  154. } },
  155. },
  156. [CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP] = {
  157. .name = "DViCO FusionHDTV5 Express",
  158. .portb = CX23885_MPEG_DVB,
  159. },
  160. [CX23885_BOARD_HAUPPAUGE_HVR1500Q] = {
  161. .name = "Hauppauge WinTV-HVR1500Q",
  162. .portc = CX23885_MPEG_DVB,
  163. },
  164. [CX23885_BOARD_HAUPPAUGE_HVR1500] = {
  165. .name = "Hauppauge WinTV-HVR1500",
  166. .porta = CX23885_ANALOG_VIDEO,
  167. .portc = CX23885_MPEG_DVB,
  168. .tuner_type = TUNER_XC2028,
  169. .tuner_addr = 0x61, /* 0xc2 >> 1 */
  170. .input = {{
  171. .type = CX23885_VMUX_TELEVISION,
  172. .vmux = CX25840_VIN7_CH3 |
  173. CX25840_VIN5_CH2 |
  174. CX25840_VIN2_CH1,
  175. .gpio0 = 0,
  176. }, {
  177. .type = CX23885_VMUX_COMPOSITE1,
  178. .vmux = CX25840_VIN7_CH3 |
  179. CX25840_VIN4_CH2 |
  180. CX25840_VIN6_CH1,
  181. .gpio0 = 0,
  182. }, {
  183. .type = CX23885_VMUX_SVIDEO,
  184. .vmux = CX25840_VIN7_CH3 |
  185. CX25840_VIN4_CH2 |
  186. CX25840_VIN8_CH1 |
  187. CX25840_SVIDEO_ON,
  188. .gpio0 = 0,
  189. } },
  190. },
  191. [CX23885_BOARD_HAUPPAUGE_HVR1200] = {
  192. .name = "Hauppauge WinTV-HVR1200",
  193. .portc = CX23885_MPEG_DVB,
  194. },
  195. [CX23885_BOARD_HAUPPAUGE_HVR1700] = {
  196. .name = "Hauppauge WinTV-HVR1700",
  197. .portc = CX23885_MPEG_DVB,
  198. },
  199. [CX23885_BOARD_HAUPPAUGE_HVR1400] = {
  200. .name = "Hauppauge WinTV-HVR1400",
  201. .portc = CX23885_MPEG_DVB,
  202. },
  203. [CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP] = {
  204. .name = "DViCO FusionHDTV7 Dual Express",
  205. .portb = CX23885_MPEG_DVB,
  206. .portc = CX23885_MPEG_DVB,
  207. },
  208. [CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP] = {
  209. .name = "DViCO FusionHDTV DVB-T Dual Express",
  210. .portb = CX23885_MPEG_DVB,
  211. .portc = CX23885_MPEG_DVB,
  212. },
  213. [CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H] = {
  214. .name = "Leadtek Winfast PxDVR3200 H",
  215. .portc = CX23885_MPEG_DVB,
  216. },
  217. [CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200] = {
  218. .name = "Leadtek Winfast PxPVR2200",
  219. .porta = CX23885_ANALOG_VIDEO,
  220. .tuner_type = TUNER_XC2028,
  221. .tuner_addr = 0x61,
  222. .tuner_bus = 1,
  223. .input = {{
  224. .type = CX23885_VMUX_TELEVISION,
  225. .vmux = CX25840_VIN2_CH1 |
  226. CX25840_VIN5_CH2,
  227. .amux = CX25840_AUDIO8,
  228. .gpio0 = 0x704040,
  229. }, {
  230. .type = CX23885_VMUX_COMPOSITE1,
  231. .vmux = CX25840_COMPOSITE1,
  232. .amux = CX25840_AUDIO7,
  233. .gpio0 = 0x704040,
  234. }, {
  235. .type = CX23885_VMUX_SVIDEO,
  236. .vmux = CX25840_SVIDEO_LUMA3 |
  237. CX25840_SVIDEO_CHROMA4,
  238. .amux = CX25840_AUDIO7,
  239. .gpio0 = 0x704040,
  240. }, {
  241. .type = CX23885_VMUX_COMPONENT,
  242. .vmux = CX25840_VIN7_CH1 |
  243. CX25840_VIN6_CH2 |
  244. CX25840_VIN8_CH3 |
  245. CX25840_COMPONENT_ON,
  246. .amux = CX25840_AUDIO7,
  247. .gpio0 = 0x704040,
  248. } },
  249. },
  250. [CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000] = {
  251. .name = "Leadtek Winfast PxDVR3200 H XC4000",
  252. .porta = CX23885_ANALOG_VIDEO,
  253. .portc = CX23885_MPEG_DVB,
  254. .tuner_type = TUNER_XC4000,
  255. .tuner_addr = 0x61,
  256. .radio_type = UNSET,
  257. .radio_addr = ADDR_UNSET,
  258. .input = {{
  259. .type = CX23885_VMUX_TELEVISION,
  260. .vmux = CX25840_VIN2_CH1 |
  261. CX25840_VIN5_CH2 |
  262. CX25840_NONE0_CH3,
  263. }, {
  264. .type = CX23885_VMUX_COMPOSITE1,
  265. .vmux = CX25840_COMPOSITE1,
  266. }, {
  267. .type = CX23885_VMUX_SVIDEO,
  268. .vmux = CX25840_SVIDEO_LUMA3 |
  269. CX25840_SVIDEO_CHROMA4,
  270. }, {
  271. .type = CX23885_VMUX_COMPONENT,
  272. .vmux = CX25840_VIN7_CH1 |
  273. CX25840_VIN6_CH2 |
  274. CX25840_VIN8_CH3 |
  275. CX25840_COMPONENT_ON,
  276. } },
  277. },
  278. [CX23885_BOARD_COMPRO_VIDEOMATE_E650F] = {
  279. .name = "Compro VideoMate E650F",
  280. .portc = CX23885_MPEG_DVB,
  281. },
  282. [CX23885_BOARD_TBS_6920] = {
  283. .name = "TurboSight TBS 6920",
  284. .portb = CX23885_MPEG_DVB,
  285. },
  286. [CX23885_BOARD_TBS_6980] = {
  287. .name = "TurboSight TBS 6980",
  288. .portb = CX23885_MPEG_DVB,
  289. .portc = CX23885_MPEG_DVB,
  290. },
  291. [CX23885_BOARD_TBS_6981] = {
  292. .name = "TurboSight TBS 6981",
  293. .portb = CX23885_MPEG_DVB,
  294. .portc = CX23885_MPEG_DVB,
  295. },
  296. [CX23885_BOARD_TEVII_S470] = {
  297. .name = "TeVii S470",
  298. .portb = CX23885_MPEG_DVB,
  299. },
  300. [CX23885_BOARD_DVBWORLD_2005] = {
  301. .name = "DVBWorld DVB-S2 2005",
  302. .portb = CX23885_MPEG_DVB,
  303. },
  304. [CX23885_BOARD_NETUP_DUAL_DVBS2_CI] = {
  305. .ci_type = 1,
  306. .name = "NetUP Dual DVB-S2 CI",
  307. .portb = CX23885_MPEG_DVB,
  308. .portc = CX23885_MPEG_DVB,
  309. },
  310. [CX23885_BOARD_HAUPPAUGE_HVR1270] = {
  311. .name = "Hauppauge WinTV-HVR1270",
  312. .portc = CX23885_MPEG_DVB,
  313. },
  314. [CX23885_BOARD_HAUPPAUGE_HVR1275] = {
  315. .name = "Hauppauge WinTV-HVR1275",
  316. .portc = CX23885_MPEG_DVB,
  317. },
  318. [CX23885_BOARD_HAUPPAUGE_HVR1255] = {
  319. .name = "Hauppauge WinTV-HVR1255",
  320. .porta = CX23885_ANALOG_VIDEO,
  321. .portc = CX23885_MPEG_DVB,
  322. .tuner_type = TUNER_ABSENT,
  323. .tuner_addr = 0x42, /* 0x84 >> 1 */
  324. .force_bff = 1,
  325. .input = {{
  326. .type = CX23885_VMUX_TELEVISION,
  327. .vmux = CX25840_VIN7_CH3 |
  328. CX25840_VIN5_CH2 |
  329. CX25840_VIN2_CH1 |
  330. CX25840_DIF_ON,
  331. .amux = CX25840_AUDIO8,
  332. }, {
  333. .type = CX23885_VMUX_COMPOSITE1,
  334. .vmux = CX25840_VIN7_CH3 |
  335. CX25840_VIN4_CH2 |
  336. CX25840_VIN6_CH1,
  337. .amux = CX25840_AUDIO7,
  338. }, {
  339. .type = CX23885_VMUX_SVIDEO,
  340. .vmux = CX25840_VIN7_CH3 |
  341. CX25840_VIN4_CH2 |
  342. CX25840_VIN8_CH1 |
  343. CX25840_SVIDEO_ON,
  344. .amux = CX25840_AUDIO7,
  345. } },
  346. },
  347. [CX23885_BOARD_HAUPPAUGE_HVR1255_22111] = {
  348. .name = "Hauppauge WinTV-HVR1255",
  349. .porta = CX23885_ANALOG_VIDEO,
  350. .portc = CX23885_MPEG_DVB,
  351. .tuner_type = TUNER_ABSENT,
  352. .tuner_addr = 0x42, /* 0x84 >> 1 */
  353. .force_bff = 1,
  354. .input = {{
  355. .type = CX23885_VMUX_TELEVISION,
  356. .vmux = CX25840_VIN7_CH3 |
  357. CX25840_VIN5_CH2 |
  358. CX25840_VIN2_CH1 |
  359. CX25840_DIF_ON,
  360. .amux = CX25840_AUDIO8,
  361. }, {
  362. .type = CX23885_VMUX_SVIDEO,
  363. .vmux = CX25840_VIN7_CH3 |
  364. CX25840_VIN4_CH2 |
  365. CX25840_VIN8_CH1 |
  366. CX25840_SVIDEO_ON,
  367. .amux = CX25840_AUDIO7,
  368. } },
  369. },
  370. [CX23885_BOARD_HAUPPAUGE_HVR1210] = {
  371. .name = "Hauppauge WinTV-HVR1210",
  372. .portc = CX23885_MPEG_DVB,
  373. },
  374. [CX23885_BOARD_MYGICA_X8506] = {
  375. .name = "Mygica X8506 DMB-TH",
  376. .tuner_type = TUNER_XC5000,
  377. .tuner_addr = 0x61,
  378. .tuner_bus = 1,
  379. .porta = CX23885_ANALOG_VIDEO,
  380. .portb = CX23885_MPEG_DVB,
  381. .input = {
  382. {
  383. .type = CX23885_VMUX_TELEVISION,
  384. .vmux = CX25840_COMPOSITE2,
  385. },
  386. {
  387. .type = CX23885_VMUX_COMPOSITE1,
  388. .vmux = CX25840_COMPOSITE8,
  389. },
  390. {
  391. .type = CX23885_VMUX_SVIDEO,
  392. .vmux = CX25840_SVIDEO_LUMA3 |
  393. CX25840_SVIDEO_CHROMA4,
  394. },
  395. {
  396. .type = CX23885_VMUX_COMPONENT,
  397. .vmux = CX25840_COMPONENT_ON |
  398. CX25840_VIN1_CH1 |
  399. CX25840_VIN6_CH2 |
  400. CX25840_VIN7_CH3,
  401. },
  402. },
  403. },
  404. [CX23885_BOARD_MAGICPRO_PROHDTVE2] = {
  405. .name = "Magic-Pro ProHDTV Extreme 2",
  406. .tuner_type = TUNER_XC5000,
  407. .tuner_addr = 0x61,
  408. .tuner_bus = 1,
  409. .porta = CX23885_ANALOG_VIDEO,
  410. .portb = CX23885_MPEG_DVB,
  411. .input = {
  412. {
  413. .type = CX23885_VMUX_TELEVISION,
  414. .vmux = CX25840_COMPOSITE2,
  415. },
  416. {
  417. .type = CX23885_VMUX_COMPOSITE1,
  418. .vmux = CX25840_COMPOSITE8,
  419. },
  420. {
  421. .type = CX23885_VMUX_SVIDEO,
  422. .vmux = CX25840_SVIDEO_LUMA3 |
  423. CX25840_SVIDEO_CHROMA4,
  424. },
  425. {
  426. .type = CX23885_VMUX_COMPONENT,
  427. .vmux = CX25840_COMPONENT_ON |
  428. CX25840_VIN1_CH1 |
  429. CX25840_VIN6_CH2 |
  430. CX25840_VIN7_CH3,
  431. },
  432. },
  433. },
  434. [CX23885_BOARD_HAUPPAUGE_HVR1850] = {
  435. .name = "Hauppauge WinTV-HVR1850",
  436. .porta = CX23885_ANALOG_VIDEO,
  437. .portb = CX23885_MPEG_ENCODER,
  438. .portc = CX23885_MPEG_DVB,
  439. .tuner_type = TUNER_ABSENT,
  440. .tuner_addr = 0x42, /* 0x84 >> 1 */
  441. .force_bff = 1,
  442. .input = {{
  443. .type = CX23885_VMUX_TELEVISION,
  444. .vmux = CX25840_VIN7_CH3 |
  445. CX25840_VIN5_CH2 |
  446. CX25840_VIN2_CH1 |
  447. CX25840_DIF_ON,
  448. .amux = CX25840_AUDIO8,
  449. }, {
  450. .type = CX23885_VMUX_COMPOSITE1,
  451. .vmux = CX25840_VIN7_CH3 |
  452. CX25840_VIN4_CH2 |
  453. CX25840_VIN6_CH1,
  454. .amux = CX25840_AUDIO7,
  455. }, {
  456. .type = CX23885_VMUX_SVIDEO,
  457. .vmux = CX25840_VIN7_CH3 |
  458. CX25840_VIN4_CH2 |
  459. CX25840_VIN8_CH1 |
  460. CX25840_SVIDEO_ON,
  461. .amux = CX25840_AUDIO7,
  462. } },
  463. },
  464. [CX23885_BOARD_COMPRO_VIDEOMATE_E800] = {
  465. .name = "Compro VideoMate E800",
  466. .portc = CX23885_MPEG_DVB,
  467. },
  468. [CX23885_BOARD_HAUPPAUGE_HVR1290] = {
  469. .name = "Hauppauge WinTV-HVR1290",
  470. .portc = CX23885_MPEG_DVB,
  471. },
  472. [CX23885_BOARD_MYGICA_X8558PRO] = {
  473. .name = "Mygica X8558 PRO DMB-TH",
  474. .portb = CX23885_MPEG_DVB,
  475. .portc = CX23885_MPEG_DVB,
  476. },
  477. [CX23885_BOARD_LEADTEK_WINFAST_PXTV1200] = {
  478. .name = "LEADTEK WinFast PxTV1200",
  479. .porta = CX23885_ANALOG_VIDEO,
  480. .tuner_type = TUNER_XC2028,
  481. .tuner_addr = 0x61,
  482. .tuner_bus = 1,
  483. .input = {{
  484. .type = CX23885_VMUX_TELEVISION,
  485. .vmux = CX25840_VIN2_CH1 |
  486. CX25840_VIN5_CH2 |
  487. CX25840_NONE0_CH3,
  488. }, {
  489. .type = CX23885_VMUX_COMPOSITE1,
  490. .vmux = CX25840_COMPOSITE1,
  491. }, {
  492. .type = CX23885_VMUX_SVIDEO,
  493. .vmux = CX25840_SVIDEO_LUMA3 |
  494. CX25840_SVIDEO_CHROMA4,
  495. }, {
  496. .type = CX23885_VMUX_COMPONENT,
  497. .vmux = CX25840_VIN7_CH1 |
  498. CX25840_VIN6_CH2 |
  499. CX25840_VIN8_CH3 |
  500. CX25840_COMPONENT_ON,
  501. } },
  502. },
  503. [CX23885_BOARD_GOTVIEW_X5_3D_HYBRID] = {
  504. .name = "GoTView X5 3D Hybrid",
  505. .tuner_type = TUNER_XC5000,
  506. .tuner_addr = 0x64,
  507. .tuner_bus = 1,
  508. .porta = CX23885_ANALOG_VIDEO,
  509. .portb = CX23885_MPEG_DVB,
  510. .input = {{
  511. .type = CX23885_VMUX_TELEVISION,
  512. .vmux = CX25840_VIN2_CH1 |
  513. CX25840_VIN5_CH2,
  514. .gpio0 = 0x02,
  515. }, {
  516. .type = CX23885_VMUX_COMPOSITE1,
  517. .vmux = CX23885_VMUX_COMPOSITE1,
  518. }, {
  519. .type = CX23885_VMUX_SVIDEO,
  520. .vmux = CX25840_SVIDEO_LUMA3 |
  521. CX25840_SVIDEO_CHROMA4,
  522. } },
  523. },
  524. [CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF] = {
  525. .ci_type = 2,
  526. .name = "NetUP Dual DVB-T/C-CI RF",
  527. .porta = CX23885_ANALOG_VIDEO,
  528. .portb = CX23885_MPEG_DVB,
  529. .portc = CX23885_MPEG_DVB,
  530. .num_fds_portb = 2,
  531. .num_fds_portc = 2,
  532. .tuner_type = TUNER_XC5000,
  533. .tuner_addr = 0x64,
  534. .input = { {
  535. .type = CX23885_VMUX_TELEVISION,
  536. .vmux = CX25840_COMPOSITE1,
  537. } },
  538. },
  539. [CX23885_BOARD_MPX885] = {
  540. .name = "MPX-885",
  541. .porta = CX23885_ANALOG_VIDEO,
  542. .input = {{
  543. .type = CX23885_VMUX_COMPOSITE1,
  544. .vmux = CX25840_COMPOSITE1,
  545. .amux = CX25840_AUDIO6,
  546. .gpio0 = 0,
  547. }, {
  548. .type = CX23885_VMUX_COMPOSITE2,
  549. .vmux = CX25840_COMPOSITE2,
  550. .amux = CX25840_AUDIO6,
  551. .gpio0 = 0,
  552. }, {
  553. .type = CX23885_VMUX_COMPOSITE3,
  554. .vmux = CX25840_COMPOSITE3,
  555. .amux = CX25840_AUDIO7,
  556. .gpio0 = 0,
  557. }, {
  558. .type = CX23885_VMUX_COMPOSITE4,
  559. .vmux = CX25840_COMPOSITE4,
  560. .amux = CX25840_AUDIO7,
  561. .gpio0 = 0,
  562. } },
  563. },
  564. [CX23885_BOARD_MYGICA_X8507] = {
  565. .name = "Mygica X8502/X8507 ISDB-T",
  566. .tuner_type = TUNER_XC5000,
  567. .tuner_addr = 0x61,
  568. .tuner_bus = 1,
  569. .porta = CX23885_ANALOG_VIDEO,
  570. .portb = CX23885_MPEG_DVB,
  571. .input = {
  572. {
  573. .type = CX23885_VMUX_TELEVISION,
  574. .vmux = CX25840_COMPOSITE2,
  575. .amux = CX25840_AUDIO8,
  576. },
  577. {
  578. .type = CX23885_VMUX_COMPOSITE1,
  579. .vmux = CX25840_COMPOSITE8,
  580. .amux = CX25840_AUDIO7,
  581. },
  582. {
  583. .type = CX23885_VMUX_SVIDEO,
  584. .vmux = CX25840_SVIDEO_LUMA3 |
  585. CX25840_SVIDEO_CHROMA4,
  586. .amux = CX25840_AUDIO7,
  587. },
  588. {
  589. .type = CX23885_VMUX_COMPONENT,
  590. .vmux = CX25840_COMPONENT_ON |
  591. CX25840_VIN1_CH1 |
  592. CX25840_VIN6_CH2 |
  593. CX25840_VIN7_CH3,
  594. .amux = CX25840_AUDIO7,
  595. },
  596. },
  597. },
  598. [CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL] = {
  599. .name = "TerraTec Cinergy T PCIe Dual",
  600. .portb = CX23885_MPEG_DVB,
  601. .portc = CX23885_MPEG_DVB,
  602. },
  603. [CX23885_BOARD_TEVII_S471] = {
  604. .name = "TeVii S471",
  605. .portb = CX23885_MPEG_DVB,
  606. },
  607. [CX23885_BOARD_PROF_8000] = {
  608. .name = "Prof Revolution DVB-S2 8000",
  609. .portb = CX23885_MPEG_DVB,
  610. },
  611. [CX23885_BOARD_HAUPPAUGE_HVR4400] = {
  612. .name = "Hauppauge WinTV-HVR4400/HVR5500",
  613. .porta = CX23885_ANALOG_VIDEO,
  614. .portb = CX23885_MPEG_DVB,
  615. .portc = CX23885_MPEG_DVB,
  616. .tuner_type = TUNER_NXP_TDA18271,
  617. .tuner_addr = 0x60, /* 0xc0 >> 1 */
  618. .tuner_bus = 1,
  619. },
  620. [CX23885_BOARD_HAUPPAUGE_STARBURST] = {
  621. .name = "Hauppauge WinTV Starburst",
  622. .portb = CX23885_MPEG_DVB,
  623. },
  624. [CX23885_BOARD_AVERMEDIA_HC81R] = {
  625. .name = "AVerTV Hybrid Express Slim HC81R",
  626. .tuner_type = TUNER_XC2028,
  627. .tuner_addr = 0x61, /* 0xc2 >> 1 */
  628. .tuner_bus = 1,
  629. .porta = CX23885_ANALOG_VIDEO,
  630. .input = {{
  631. .type = CX23885_VMUX_TELEVISION,
  632. .vmux = CX25840_VIN2_CH1 |
  633. CX25840_VIN5_CH2 |
  634. CX25840_NONE0_CH3 |
  635. CX25840_NONE1_CH3,
  636. .amux = CX25840_AUDIO8,
  637. }, {
  638. .type = CX23885_VMUX_SVIDEO,
  639. .vmux = CX25840_VIN8_CH1 |
  640. CX25840_NONE_CH2 |
  641. CX25840_VIN7_CH3 |
  642. CX25840_SVIDEO_ON,
  643. .amux = CX25840_AUDIO6,
  644. }, {
  645. .type = CX23885_VMUX_COMPONENT,
  646. .vmux = CX25840_VIN1_CH1 |
  647. CX25840_NONE_CH2 |
  648. CX25840_NONE0_CH3 |
  649. CX25840_NONE1_CH3,
  650. .amux = CX25840_AUDIO6,
  651. } },
  652. },
  653. [CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2] = {
  654. .name = "DViCO FusionHDTV DVB-T Dual Express2",
  655. .portb = CX23885_MPEG_DVB,
  656. .portc = CX23885_MPEG_DVB,
  657. },
  658. [CX23885_BOARD_HAUPPAUGE_IMPACTVCBE] = {
  659. .name = "Hauppauge ImpactVCB-e",
  660. .tuner_type = TUNER_ABSENT,
  661. .porta = CX23885_ANALOG_VIDEO,
  662. .input = {{
  663. .type = CX23885_VMUX_COMPOSITE1,
  664. .vmux = CX25840_VIN7_CH3 |
  665. CX25840_VIN4_CH2 |
  666. CX25840_VIN6_CH1,
  667. .amux = CX25840_AUDIO7,
  668. }, {
  669. .type = CX23885_VMUX_SVIDEO,
  670. .vmux = CX25840_VIN7_CH3 |
  671. CX25840_VIN4_CH2 |
  672. CX25840_VIN8_CH1 |
  673. CX25840_SVIDEO_ON,
  674. .amux = CX25840_AUDIO7,
  675. } },
  676. },
  677. [CX23885_BOARD_DVBSKY_T9580] = {
  678. .name = "DVBSky T9580",
  679. .portb = CX23885_MPEG_DVB,
  680. .portc = CX23885_MPEG_DVB,
  681. },
  682. [CX23885_BOARD_DVBSKY_T980C] = {
  683. .name = "DVBSky T980C",
  684. .portb = CX23885_MPEG_DVB,
  685. },
  686. [CX23885_BOARD_DVBSKY_S950C] = {
  687. .name = "DVBSky S950C",
  688. .portb = CX23885_MPEG_DVB,
  689. },
  690. [CX23885_BOARD_TT_CT2_4500_CI] = {
  691. .name = "Technotrend TT-budget CT2-4500 CI",
  692. .portb = CX23885_MPEG_DVB,
  693. },
  694. [CX23885_BOARD_DVBSKY_S950] = {
  695. .name = "DVBSky S950",
  696. .portb = CX23885_MPEG_DVB,
  697. },
  698. [CX23885_BOARD_DVBSKY_S952] = {
  699. .name = "DVBSky S952",
  700. .portb = CX23885_MPEG_DVB,
  701. .portc = CX23885_MPEG_DVB,
  702. },
  703. [CX23885_BOARD_DVBSKY_T982] = {
  704. .name = "DVBSky T982",
  705. .portb = CX23885_MPEG_DVB,
  706. .portc = CX23885_MPEG_DVB,
  707. },
  708. [CX23885_BOARD_HAUPPAUGE_HVR5525] = {
  709. .name = "Hauppauge WinTV-HVR5525",
  710. .portb = CX23885_MPEG_DVB,
  711. .portc = CX23885_MPEG_DVB,
  712. },
  713. };
  714. const unsigned int cx23885_bcount = ARRAY_SIZE(cx23885_boards);
  715. /* ------------------------------------------------------------------ */
  716. /* PCI subsystem IDs */
  717. struct cx23885_subid cx23885_subids[] = {
  718. {
  719. .subvendor = 0x0070,
  720. .subdevice = 0x3400,
  721. .card = CX23885_BOARD_UNKNOWN,
  722. }, {
  723. .subvendor = 0x0070,
  724. .subdevice = 0x7600,
  725. .card = CX23885_BOARD_HAUPPAUGE_HVR1800lp,
  726. }, {
  727. .subvendor = 0x0070,
  728. .subdevice = 0x7800,
  729. .card = CX23885_BOARD_HAUPPAUGE_HVR1800,
  730. }, {
  731. .subvendor = 0x0070,
  732. .subdevice = 0x7801,
  733. .card = CX23885_BOARD_HAUPPAUGE_HVR1800,
  734. }, {
  735. .subvendor = 0x0070,
  736. .subdevice = 0x7809,
  737. .card = CX23885_BOARD_HAUPPAUGE_HVR1800,
  738. }, {
  739. .subvendor = 0x0070,
  740. .subdevice = 0x7911,
  741. .card = CX23885_BOARD_HAUPPAUGE_HVR1250,
  742. }, {
  743. .subvendor = 0x18ac,
  744. .subdevice = 0xd500,
  745. .card = CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP,
  746. }, {
  747. .subvendor = 0x0070,
  748. .subdevice = 0x7790,
  749. .card = CX23885_BOARD_HAUPPAUGE_HVR1500Q,
  750. }, {
  751. .subvendor = 0x0070,
  752. .subdevice = 0x7797,
  753. .card = CX23885_BOARD_HAUPPAUGE_HVR1500Q,
  754. }, {
  755. .subvendor = 0x0070,
  756. .subdevice = 0x7710,
  757. .card = CX23885_BOARD_HAUPPAUGE_HVR1500,
  758. }, {
  759. .subvendor = 0x0070,
  760. .subdevice = 0x7717,
  761. .card = CX23885_BOARD_HAUPPAUGE_HVR1500,
  762. }, {
  763. .subvendor = 0x0070,
  764. .subdevice = 0x71d1,
  765. .card = CX23885_BOARD_HAUPPAUGE_HVR1200,
  766. }, {
  767. .subvendor = 0x0070,
  768. .subdevice = 0x71d3,
  769. .card = CX23885_BOARD_HAUPPAUGE_HVR1200,
  770. }, {
  771. .subvendor = 0x0070,
  772. .subdevice = 0x8101,
  773. .card = CX23885_BOARD_HAUPPAUGE_HVR1700,
  774. }, {
  775. .subvendor = 0x0070,
  776. .subdevice = 0x8010,
  777. .card = CX23885_BOARD_HAUPPAUGE_HVR1400,
  778. }, {
  779. .subvendor = 0x18ac,
  780. .subdevice = 0xd618,
  781. .card = CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP,
  782. }, {
  783. .subvendor = 0x18ac,
  784. .subdevice = 0xdb78,
  785. .card = CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP,
  786. }, {
  787. .subvendor = 0x107d,
  788. .subdevice = 0x6681,
  789. .card = CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H,
  790. }, {
  791. .subvendor = 0x107d,
  792. .subdevice = 0x6f21,
  793. .card = CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200,
  794. }, {
  795. .subvendor = 0x107d,
  796. .subdevice = 0x6f39,
  797. .card = CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000,
  798. }, {
  799. .subvendor = 0x185b,
  800. .subdevice = 0xe800,
  801. .card = CX23885_BOARD_COMPRO_VIDEOMATE_E650F,
  802. }, {
  803. .subvendor = 0x6920,
  804. .subdevice = 0x8888,
  805. .card = CX23885_BOARD_TBS_6920,
  806. }, {
  807. .subvendor = 0x6980,
  808. .subdevice = 0x8888,
  809. .card = CX23885_BOARD_TBS_6980,
  810. }, {
  811. .subvendor = 0x6981,
  812. .subdevice = 0x8888,
  813. .card = CX23885_BOARD_TBS_6981,
  814. }, {
  815. .subvendor = 0xd470,
  816. .subdevice = 0x9022,
  817. .card = CX23885_BOARD_TEVII_S470,
  818. }, {
  819. .subvendor = 0x0001,
  820. .subdevice = 0x2005,
  821. .card = CX23885_BOARD_DVBWORLD_2005,
  822. }, {
  823. .subvendor = 0x1b55,
  824. .subdevice = 0x2a2c,
  825. .card = CX23885_BOARD_NETUP_DUAL_DVBS2_CI,
  826. }, {
  827. .subvendor = 0x0070,
  828. .subdevice = 0x2211,
  829. .card = CX23885_BOARD_HAUPPAUGE_HVR1270,
  830. }, {
  831. .subvendor = 0x0070,
  832. .subdevice = 0x2215,
  833. .card = CX23885_BOARD_HAUPPAUGE_HVR1275,
  834. }, {
  835. .subvendor = 0x0070,
  836. .subdevice = 0x221d,
  837. .card = CX23885_BOARD_HAUPPAUGE_HVR1275,
  838. }, {
  839. .subvendor = 0x0070,
  840. .subdevice = 0x2251,
  841. .card = CX23885_BOARD_HAUPPAUGE_HVR1255,
  842. }, {
  843. .subvendor = 0x0070,
  844. .subdevice = 0x2259,
  845. .card = CX23885_BOARD_HAUPPAUGE_HVR1255_22111,
  846. }, {
  847. .subvendor = 0x0070,
  848. .subdevice = 0x2291,
  849. .card = CX23885_BOARD_HAUPPAUGE_HVR1210,
  850. }, {
  851. .subvendor = 0x0070,
  852. .subdevice = 0x2295,
  853. .card = CX23885_BOARD_HAUPPAUGE_HVR1210,
  854. }, {
  855. .subvendor = 0x0070,
  856. .subdevice = 0x2299,
  857. .card = CX23885_BOARD_HAUPPAUGE_HVR1210,
  858. }, {
  859. .subvendor = 0x0070,
  860. .subdevice = 0x229d,
  861. .card = CX23885_BOARD_HAUPPAUGE_HVR1210, /* HVR1215 */
  862. }, {
  863. .subvendor = 0x0070,
  864. .subdevice = 0x22f0,
  865. .card = CX23885_BOARD_HAUPPAUGE_HVR1210,
  866. }, {
  867. .subvendor = 0x0070,
  868. .subdevice = 0x22f1,
  869. .card = CX23885_BOARD_HAUPPAUGE_HVR1255,
  870. }, {
  871. .subvendor = 0x0070,
  872. .subdevice = 0x22f2,
  873. .card = CX23885_BOARD_HAUPPAUGE_HVR1275,
  874. }, {
  875. .subvendor = 0x0070,
  876. .subdevice = 0x22f3,
  877. .card = CX23885_BOARD_HAUPPAUGE_HVR1210, /* HVR1215 */
  878. }, {
  879. .subvendor = 0x0070,
  880. .subdevice = 0x22f4,
  881. .card = CX23885_BOARD_HAUPPAUGE_HVR1210,
  882. }, {
  883. .subvendor = 0x0070,
  884. .subdevice = 0x22f5,
  885. .card = CX23885_BOARD_HAUPPAUGE_HVR1210, /* HVR1215 */
  886. }, {
  887. .subvendor = 0x14f1,
  888. .subdevice = 0x8651,
  889. .card = CX23885_BOARD_MYGICA_X8506,
  890. }, {
  891. .subvendor = 0x14f1,
  892. .subdevice = 0x8657,
  893. .card = CX23885_BOARD_MAGICPRO_PROHDTVE2,
  894. }, {
  895. .subvendor = 0x0070,
  896. .subdevice = 0x8541,
  897. .card = CX23885_BOARD_HAUPPAUGE_HVR1850,
  898. }, {
  899. .subvendor = 0x1858,
  900. .subdevice = 0xe800,
  901. .card = CX23885_BOARD_COMPRO_VIDEOMATE_E800,
  902. }, {
  903. .subvendor = 0x0070,
  904. .subdevice = 0x8551,
  905. .card = CX23885_BOARD_HAUPPAUGE_HVR1290,
  906. }, {
  907. .subvendor = 0x14f1,
  908. .subdevice = 0x8578,
  909. .card = CX23885_BOARD_MYGICA_X8558PRO,
  910. }, {
  911. .subvendor = 0x107d,
  912. .subdevice = 0x6f22,
  913. .card = CX23885_BOARD_LEADTEK_WINFAST_PXTV1200,
  914. }, {
  915. .subvendor = 0x5654,
  916. .subdevice = 0x2390,
  917. .card = CX23885_BOARD_GOTVIEW_X5_3D_HYBRID,
  918. }, {
  919. .subvendor = 0x1b55,
  920. .subdevice = 0xe2e4,
  921. .card = CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF,
  922. }, {
  923. .subvendor = 0x14f1,
  924. .subdevice = 0x8502,
  925. .card = CX23885_BOARD_MYGICA_X8507,
  926. }, {
  927. .subvendor = 0x153b,
  928. .subdevice = 0x117e,
  929. .card = CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL,
  930. }, {
  931. .subvendor = 0xd471,
  932. .subdevice = 0x9022,
  933. .card = CX23885_BOARD_TEVII_S471,
  934. }, {
  935. .subvendor = 0x8000,
  936. .subdevice = 0x3034,
  937. .card = CX23885_BOARD_PROF_8000,
  938. }, {
  939. .subvendor = 0x0070,
  940. .subdevice = 0xc108,
  941. .card = CX23885_BOARD_HAUPPAUGE_HVR4400, /* Hauppauge WinTV HVR-4400 (Model 121xxx, Hybrid DVB-T/S2, IR) */
  942. }, {
  943. .subvendor = 0x0070,
  944. .subdevice = 0xc138,
  945. .card = CX23885_BOARD_HAUPPAUGE_HVR4400, /* Hauppauge WinTV HVR-5500 (Model 121xxx, Hybrid DVB-T/C/S2, IR) */
  946. }, {
  947. .subvendor = 0x0070,
  948. .subdevice = 0xc12a,
  949. .card = CX23885_BOARD_HAUPPAUGE_STARBURST, /* Hauppauge WinTV Starburst (Model 121x00, DVB-S2, IR) */
  950. }, {
  951. .subvendor = 0x0070,
  952. .subdevice = 0xc1f8,
  953. .card = CX23885_BOARD_HAUPPAUGE_HVR4400, /* Hauppauge WinTV HVR-5500 (Model 121xxx, Hybrid DVB-T/C/S2, IR) */
  954. }, {
  955. .subvendor = 0x1461,
  956. .subdevice = 0xd939,
  957. .card = CX23885_BOARD_AVERMEDIA_HC81R,
  958. }, {
  959. .subvendor = 0x0070,
  960. .subdevice = 0x7133,
  961. .card = CX23885_BOARD_HAUPPAUGE_IMPACTVCBE,
  962. }, {
  963. .subvendor = 0x18ac,
  964. .subdevice = 0xdb98,
  965. .card = CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2,
  966. }, {
  967. .subvendor = 0x4254,
  968. .subdevice = 0x9580,
  969. .card = CX23885_BOARD_DVBSKY_T9580,
  970. }, {
  971. .subvendor = 0x4254,
  972. .subdevice = 0x980c,
  973. .card = CX23885_BOARD_DVBSKY_T980C,
  974. }, {
  975. .subvendor = 0x4254,
  976. .subdevice = 0x950c,
  977. .card = CX23885_BOARD_DVBSKY_S950C,
  978. }, {
  979. .subvendor = 0x13c2,
  980. .subdevice = 0x3013,
  981. .card = CX23885_BOARD_TT_CT2_4500_CI,
  982. }, {
  983. .subvendor = 0x4254,
  984. .subdevice = 0x0950,
  985. .card = CX23885_BOARD_DVBSKY_S950,
  986. }, {
  987. .subvendor = 0x4254,
  988. .subdevice = 0x0952,
  989. .card = CX23885_BOARD_DVBSKY_S952,
  990. }, {
  991. .subvendor = 0x4254,
  992. .subdevice = 0x0982,
  993. .card = CX23885_BOARD_DVBSKY_T982,
  994. }, {
  995. .subvendor = 0x0070,
  996. .subdevice = 0xf038,
  997. .card = CX23885_BOARD_HAUPPAUGE_HVR5525,
  998. },
  999. };
  1000. const unsigned int cx23885_idcount = ARRAY_SIZE(cx23885_subids);
  1001. void cx23885_card_list(struct cx23885_dev *dev)
  1002. {
  1003. int i;
  1004. if (0 == dev->pci->subsystem_vendor &&
  1005. 0 == dev->pci->subsystem_device) {
  1006. printk(KERN_INFO
  1007. "%s: Board has no valid PCIe Subsystem ID and can't\n"
  1008. "%s: be autodetected. Pass card=<n> insmod option\n"
  1009. "%s: to workaround that. Redirect complaints to the\n"
  1010. "%s: vendor of the TV card. Best regards,\n"
  1011. "%s: -- tux\n",
  1012. dev->name, dev->name, dev->name, dev->name, dev->name);
  1013. } else {
  1014. printk(KERN_INFO
  1015. "%s: Your board isn't known (yet) to the driver.\n"
  1016. "%s: Try to pick one of the existing card configs via\n"
  1017. "%s: card=<n> insmod option. Updating to the latest\n"
  1018. "%s: version might help as well.\n",
  1019. dev->name, dev->name, dev->name, dev->name);
  1020. }
  1021. printk(KERN_INFO "%s: Here is a list of valid choices for the card=<n> insmod option:\n",
  1022. dev->name);
  1023. for (i = 0; i < cx23885_bcount; i++)
  1024. printk(KERN_INFO "%s: card=%d -> %s\n",
  1025. dev->name, i, cx23885_boards[i].name);
  1026. }
  1027. static void hauppauge_eeprom(struct cx23885_dev *dev, u8 *eeprom_data)
  1028. {
  1029. struct tveeprom tv;
  1030. tveeprom_hauppauge_analog(&dev->i2c_bus[0].i2c_client, &tv,
  1031. eeprom_data);
  1032. /* Make sure we support the board model */
  1033. switch (tv.model) {
  1034. case 22001:
  1035. /* WinTV-HVR1270 (PCIe, Retail, half height)
  1036. * ATSC/QAM and basic analog, IR Blast */
  1037. case 22009:
  1038. /* WinTV-HVR1210 (PCIe, Retail, half height)
  1039. * DVB-T and basic analog, IR Blast */
  1040. case 22011:
  1041. /* WinTV-HVR1270 (PCIe, Retail, half height)
  1042. * ATSC/QAM and basic analog, IR Recv */
  1043. case 22019:
  1044. /* WinTV-HVR1210 (PCIe, Retail, half height)
  1045. * DVB-T and basic analog, IR Recv */
  1046. case 22021:
  1047. /* WinTV-HVR1275 (PCIe, Retail, half height)
  1048. * ATSC/QAM and basic analog, IR Recv */
  1049. case 22029:
  1050. /* WinTV-HVR1210 (PCIe, Retail, half height)
  1051. * DVB-T and basic analog, IR Recv */
  1052. case 22101:
  1053. /* WinTV-HVR1270 (PCIe, Retail, full height)
  1054. * ATSC/QAM and basic analog, IR Blast */
  1055. case 22109:
  1056. /* WinTV-HVR1210 (PCIe, Retail, full height)
  1057. * DVB-T and basic analog, IR Blast */
  1058. case 22111:
  1059. /* WinTV-HVR1270 (PCIe, Retail, full height)
  1060. * ATSC/QAM and basic analog, IR Recv */
  1061. case 22119:
  1062. /* WinTV-HVR1210 (PCIe, Retail, full height)
  1063. * DVB-T and basic analog, IR Recv */
  1064. case 22121:
  1065. /* WinTV-HVR1275 (PCIe, Retail, full height)
  1066. * ATSC/QAM and basic analog, IR Recv */
  1067. case 22129:
  1068. /* WinTV-HVR1210 (PCIe, Retail, full height)
  1069. * DVB-T and basic analog, IR Recv */
  1070. case 71009:
  1071. /* WinTV-HVR1200 (PCIe, Retail, full height)
  1072. * DVB-T and basic analog */
  1073. case 71100:
  1074. /* WinTV-ImpactVCB-e (PCIe, Retail, half height)
  1075. * Basic analog */
  1076. case 71359:
  1077. /* WinTV-HVR1200 (PCIe, OEM, half height)
  1078. * DVB-T and basic analog */
  1079. case 71439:
  1080. /* WinTV-HVR1200 (PCIe, OEM, half height)
  1081. * DVB-T and basic analog */
  1082. case 71449:
  1083. /* WinTV-HVR1200 (PCIe, OEM, full height)
  1084. * DVB-T and basic analog */
  1085. case 71939:
  1086. /* WinTV-HVR1200 (PCIe, OEM, half height)
  1087. * DVB-T and basic analog */
  1088. case 71949:
  1089. /* WinTV-HVR1200 (PCIe, OEM, full height)
  1090. * DVB-T and basic analog */
  1091. case 71959:
  1092. /* WinTV-HVR1200 (PCIe, OEM, full height)
  1093. * DVB-T and basic analog */
  1094. case 71979:
  1095. /* WinTV-HVR1200 (PCIe, OEM, half height)
  1096. * DVB-T and basic analog */
  1097. case 71999:
  1098. /* WinTV-HVR1200 (PCIe, OEM, full height)
  1099. * DVB-T and basic analog */
  1100. case 76601:
  1101. /* WinTV-HVR1800lp (PCIe, Retail, No IR, Dual
  1102. channel ATSC and MPEG2 HW Encoder */
  1103. case 77001:
  1104. /* WinTV-HVR1500 (Express Card, OEM, No IR, ATSC
  1105. and Basic analog */
  1106. case 77011:
  1107. /* WinTV-HVR1500 (Express Card, Retail, No IR, ATSC
  1108. and Basic analog */
  1109. case 77041:
  1110. /* WinTV-HVR1500Q (Express Card, OEM, No IR, ATSC/QAM
  1111. and Basic analog */
  1112. case 77051:
  1113. /* WinTV-HVR1500Q (Express Card, Retail, No IR, ATSC/QAM
  1114. and Basic analog */
  1115. case 78011:
  1116. /* WinTV-HVR1800 (PCIe, Retail, 3.5mm in, IR, No FM,
  1117. Dual channel ATSC and MPEG2 HW Encoder */
  1118. case 78501:
  1119. /* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, FM,
  1120. Dual channel ATSC and MPEG2 HW Encoder */
  1121. case 78521:
  1122. /* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, FM,
  1123. Dual channel ATSC and MPEG2 HW Encoder */
  1124. case 78531:
  1125. /* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, No FM,
  1126. Dual channel ATSC and MPEG2 HW Encoder */
  1127. case 78631:
  1128. /* WinTV-HVR1800 (PCIe, OEM, No IR, No FM,
  1129. Dual channel ATSC and MPEG2 HW Encoder */
  1130. case 79001:
  1131. /* WinTV-HVR1250 (PCIe, Retail, IR, full height,
  1132. ATSC and Basic analog */
  1133. case 79101:
  1134. /* WinTV-HVR1250 (PCIe, Retail, IR, half height,
  1135. ATSC and Basic analog */
  1136. case 79501:
  1137. /* WinTV-HVR1250 (PCIe, No IR, half height,
  1138. ATSC [at least] and Basic analog) */
  1139. case 79561:
  1140. /* WinTV-HVR1250 (PCIe, OEM, No IR, half height,
  1141. ATSC and Basic analog */
  1142. case 79571:
  1143. /* WinTV-HVR1250 (PCIe, OEM, No IR, full height,
  1144. ATSC and Basic analog */
  1145. case 79671:
  1146. /* WinTV-HVR1250 (PCIe, OEM, No IR, half height,
  1147. ATSC and Basic analog */
  1148. case 80019:
  1149. /* WinTV-HVR1400 (Express Card, Retail, IR,
  1150. * DVB-T and Basic analog */
  1151. case 81509:
  1152. /* WinTV-HVR1700 (PCIe, OEM, No IR, half height)
  1153. * DVB-T and MPEG2 HW Encoder */
  1154. case 81519:
  1155. /* WinTV-HVR1700 (PCIe, OEM, No IR, full height)
  1156. * DVB-T and MPEG2 HW Encoder */
  1157. break;
  1158. case 85021:
  1159. /* WinTV-HVR1850 (PCIe, Retail, 3.5mm in, IR, FM,
  1160. Dual channel ATSC and MPEG2 HW Encoder */
  1161. break;
  1162. case 85721:
  1163. /* WinTV-HVR1290 (PCIe, OEM, RCA in, IR,
  1164. Dual channel ATSC and Basic analog */
  1165. case 150329:
  1166. /* WinTV-HVR5525 (PCIe, DVB-S/S2, DVB-T/T2/C) */
  1167. break;
  1168. default:
  1169. printk(KERN_WARNING "%s: warning: "
  1170. "unknown hauppauge model #%d\n",
  1171. dev->name, tv.model);
  1172. break;
  1173. }
  1174. printk(KERN_INFO "%s: hauppauge eeprom: model=%d\n",
  1175. dev->name, tv.model);
  1176. }
  1177. /* Some TBS cards require initing a chip using a bitbanged SPI attached
  1178. to the cx23885 gpio's. If this chip doesn't get init'ed the demod
  1179. doesn't respond to any command. */
  1180. static void tbs_card_init(struct cx23885_dev *dev)
  1181. {
  1182. int i;
  1183. const u8 buf[] = {
  1184. 0xe0, 0x06, 0x66, 0x33, 0x65,
  1185. 0x01, 0x17, 0x06, 0xde};
  1186. switch (dev->board) {
  1187. case CX23885_BOARD_TBS_6980:
  1188. case CX23885_BOARD_TBS_6981:
  1189. cx_set(GP0_IO, 0x00070007);
  1190. usleep_range(1000, 10000);
  1191. cx_clear(GP0_IO, 2);
  1192. usleep_range(1000, 10000);
  1193. for (i = 0; i < 9 * 8; i++) {
  1194. cx_clear(GP0_IO, 7);
  1195. usleep_range(1000, 10000);
  1196. cx_set(GP0_IO,
  1197. ((buf[i >> 3] >> (7 - (i & 7))) & 1) | 4);
  1198. usleep_range(1000, 10000);
  1199. }
  1200. cx_set(GP0_IO, 7);
  1201. break;
  1202. }
  1203. }
  1204. int cx23885_tuner_callback(void *priv, int component, int command, int arg)
  1205. {
  1206. struct cx23885_tsport *port = priv;
  1207. struct cx23885_dev *dev = port->dev;
  1208. u32 bitmask = 0;
  1209. if ((command == XC2028_RESET_CLK) || (command == XC2028_I2C_FLUSH))
  1210. return 0;
  1211. if (command != 0) {
  1212. printk(KERN_ERR "%s(): Unknown command 0x%x.\n",
  1213. __func__, command);
  1214. return -EINVAL;
  1215. }
  1216. switch (dev->board) {
  1217. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  1218. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  1219. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  1220. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  1221. case CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200:
  1222. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000:
  1223. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  1224. case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
  1225. case CX23885_BOARD_LEADTEK_WINFAST_PXTV1200:
  1226. /* Tuner Reset Command */
  1227. bitmask = 0x04;
  1228. break;
  1229. case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
  1230. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
  1231. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2:
  1232. /* Two identical tuners on two different i2c buses,
  1233. * we need to reset the correct gpio. */
  1234. if (port->nr == 1)
  1235. bitmask = 0x01;
  1236. else if (port->nr == 2)
  1237. bitmask = 0x04;
  1238. break;
  1239. case CX23885_BOARD_GOTVIEW_X5_3D_HYBRID:
  1240. /* Tuner Reset Command */
  1241. bitmask = 0x02;
  1242. break;
  1243. case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF:
  1244. altera_ci_tuner_reset(dev, port->nr);
  1245. break;
  1246. case CX23885_BOARD_AVERMEDIA_HC81R:
  1247. /* XC3028L Reset Command */
  1248. bitmask = 1 << 2;
  1249. break;
  1250. }
  1251. if (bitmask) {
  1252. /* Drive the tuner into reset and back out */
  1253. cx_clear(GP0_IO, bitmask);
  1254. mdelay(200);
  1255. cx_set(GP0_IO, bitmask);
  1256. }
  1257. return 0;
  1258. }
  1259. void cx23885_gpio_setup(struct cx23885_dev *dev)
  1260. {
  1261. switch (dev->board) {
  1262. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  1263. /* GPIO-0 cx24227 demodulator reset */
  1264. cx_set(GP0_IO, 0x00010001); /* Bring the part out of reset */
  1265. break;
  1266. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  1267. /* GPIO-0 cx24227 demodulator */
  1268. /* GPIO-2 xc3028 tuner */
  1269. /* Put the parts into reset */
  1270. cx_set(GP0_IO, 0x00050000);
  1271. cx_clear(GP0_IO, 0x00000005);
  1272. msleep(5);
  1273. /* Bring the parts out of reset */
  1274. cx_set(GP0_IO, 0x00050005);
  1275. break;
  1276. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  1277. /* GPIO-0 cx24227 demodulator reset */
  1278. /* GPIO-2 xc5000 tuner reset */
  1279. cx_set(GP0_IO, 0x00050005); /* Bring the part out of reset */
  1280. break;
  1281. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  1282. /* GPIO-0 656_CLK */
  1283. /* GPIO-1 656_D0 */
  1284. /* GPIO-2 8295A Reset */
  1285. /* GPIO-3-10 cx23417 data0-7 */
  1286. /* GPIO-11-14 cx23417 addr0-3 */
  1287. /* GPIO-15-18 cx23417 READY, CS, RD, WR */
  1288. /* GPIO-19 IR_RX */
  1289. /* CX23417 GPIO's */
  1290. /* EIO15 Zilog Reset */
  1291. /* EIO14 S5H1409/CX24227 Reset */
  1292. mc417_gpio_enable(dev, GPIO_15 | GPIO_14, 1);
  1293. /* Put the demod into reset and protect the eeprom */
  1294. mc417_gpio_clear(dev, GPIO_15 | GPIO_14);
  1295. mdelay(100);
  1296. /* Bring the demod and blaster out of reset */
  1297. mc417_gpio_set(dev, GPIO_15 | GPIO_14);
  1298. mdelay(100);
  1299. /* Force the TDA8295A into reset and back */
  1300. cx23885_gpio_enable(dev, GPIO_2, 1);
  1301. cx23885_gpio_set(dev, GPIO_2);
  1302. mdelay(20);
  1303. cx23885_gpio_clear(dev, GPIO_2);
  1304. mdelay(20);
  1305. cx23885_gpio_set(dev, GPIO_2);
  1306. mdelay(20);
  1307. break;
  1308. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  1309. /* GPIO-0 tda10048 demodulator reset */
  1310. /* GPIO-2 tda18271 tuner reset */
  1311. /* Put the parts into reset and back */
  1312. cx_set(GP0_IO, 0x00050000);
  1313. mdelay(20);
  1314. cx_clear(GP0_IO, 0x00000005);
  1315. mdelay(20);
  1316. cx_set(GP0_IO, 0x00050005);
  1317. break;
  1318. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  1319. /* GPIO-0 TDA10048 demodulator reset */
  1320. /* GPIO-2 TDA8295A Reset */
  1321. /* GPIO-3-10 cx23417 data0-7 */
  1322. /* GPIO-11-14 cx23417 addr0-3 */
  1323. /* GPIO-15-18 cx23417 READY, CS, RD, WR */
  1324. /* The following GPIO's are on the interna AVCore (cx25840) */
  1325. /* GPIO-19 IR_RX */
  1326. /* GPIO-20 IR_TX 416/DVBT Select */
  1327. /* GPIO-21 IIS DAT */
  1328. /* GPIO-22 IIS WCLK */
  1329. /* GPIO-23 IIS BCLK */
  1330. /* Put the parts into reset and back */
  1331. cx_set(GP0_IO, 0x00050000);
  1332. mdelay(20);
  1333. cx_clear(GP0_IO, 0x00000005);
  1334. mdelay(20);
  1335. cx_set(GP0_IO, 0x00050005);
  1336. break;
  1337. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  1338. /* GPIO-0 Dibcom7000p demodulator reset */
  1339. /* GPIO-2 xc3028L tuner reset */
  1340. /* GPIO-13 LED */
  1341. /* Put the parts into reset and back */
  1342. cx_set(GP0_IO, 0x00050000);
  1343. mdelay(20);
  1344. cx_clear(GP0_IO, 0x00000005);
  1345. mdelay(20);
  1346. cx_set(GP0_IO, 0x00050005);
  1347. break;
  1348. case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
  1349. /* GPIO-0 xc5000 tuner reset i2c bus 0 */
  1350. /* GPIO-1 s5h1409 demod reset i2c bus 0 */
  1351. /* GPIO-2 xc5000 tuner reset i2c bus 1 */
  1352. /* GPIO-3 s5h1409 demod reset i2c bus 0 */
  1353. /* Put the parts into reset and back */
  1354. cx_set(GP0_IO, 0x000f0000);
  1355. mdelay(20);
  1356. cx_clear(GP0_IO, 0x0000000f);
  1357. mdelay(20);
  1358. cx_set(GP0_IO, 0x000f000f);
  1359. break;
  1360. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
  1361. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2:
  1362. /* GPIO-0 portb xc3028 reset */
  1363. /* GPIO-1 portb zl10353 reset */
  1364. /* GPIO-2 portc xc3028 reset */
  1365. /* GPIO-3 portc zl10353 reset */
  1366. /* Put the parts into reset and back */
  1367. cx_set(GP0_IO, 0x000f0000);
  1368. mdelay(20);
  1369. cx_clear(GP0_IO, 0x0000000f);
  1370. mdelay(20);
  1371. cx_set(GP0_IO, 0x000f000f);
  1372. break;
  1373. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  1374. case CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200:
  1375. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000:
  1376. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  1377. case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
  1378. case CX23885_BOARD_LEADTEK_WINFAST_PXTV1200:
  1379. /* GPIO-2 xc3028 tuner reset */
  1380. /* The following GPIO's are on the internal AVCore (cx25840) */
  1381. /* GPIO-? zl10353 demod reset */
  1382. /* Put the parts into reset and back */
  1383. cx_set(GP0_IO, 0x00040000);
  1384. mdelay(20);
  1385. cx_clear(GP0_IO, 0x00000004);
  1386. mdelay(20);
  1387. cx_set(GP0_IO, 0x00040004);
  1388. break;
  1389. case CX23885_BOARD_TBS_6920:
  1390. case CX23885_BOARD_TBS_6980:
  1391. case CX23885_BOARD_TBS_6981:
  1392. case CX23885_BOARD_PROF_8000:
  1393. cx_write(MC417_CTL, 0x00000036);
  1394. cx_write(MC417_OEN, 0x00001000);
  1395. cx_set(MC417_RWD, 0x00000002);
  1396. mdelay(200);
  1397. cx_clear(MC417_RWD, 0x00000800);
  1398. mdelay(200);
  1399. cx_set(MC417_RWD, 0x00000800);
  1400. mdelay(200);
  1401. break;
  1402. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  1403. /* GPIO-0 INTA from CiMax1
  1404. GPIO-1 INTB from CiMax2
  1405. GPIO-2 reset chips
  1406. GPIO-3 to GPIO-10 data/addr for CA
  1407. GPIO-11 ~CS0 to CiMax1
  1408. GPIO-12 ~CS1 to CiMax2
  1409. GPIO-13 ADL0 load LSB addr
  1410. GPIO-14 ADL1 load MSB addr
  1411. GPIO-15 ~RDY from CiMax
  1412. GPIO-17 ~RD to CiMax
  1413. GPIO-18 ~WR to CiMax
  1414. */
  1415. cx_set(GP0_IO, 0x00040000); /* GPIO as out */
  1416. /* GPIO1 and GPIO2 as INTA and INTB from CiMaxes, reset low */
  1417. cx_clear(GP0_IO, 0x00030004);
  1418. mdelay(100);/* reset delay */
  1419. cx_set(GP0_IO, 0x00040004); /* GPIO as out, reset high */
  1420. cx_write(MC417_CTL, 0x00000037);/* enable GPIO3-18 pins */
  1421. /* GPIO-15 IN as ~ACK, rest as OUT */
  1422. cx_write(MC417_OEN, 0x00001000);
  1423. /* ~RD, ~WR high; ADL0, ADL1 low; ~CS0, ~CS1 high */
  1424. cx_write(MC417_RWD, 0x0000c300);
  1425. /* enable irq */
  1426. cx_write(GPIO_ISM, 0x00000000);/* INTERRUPTS active low*/
  1427. break;
  1428. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  1429. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  1430. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  1431. case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
  1432. case CX23885_BOARD_HAUPPAUGE_HVR1210:
  1433. /* GPIO-5 RF Control: 0 = RF1 Terrestrial, 1 = RF2 Cable */
  1434. /* GPIO-6 I2C Gate which can isolate the demod from the bus */
  1435. /* GPIO-9 Demod reset */
  1436. /* Put the parts into reset and back */
  1437. cx23885_gpio_enable(dev, GPIO_9 | GPIO_6 | GPIO_5, 1);
  1438. cx23885_gpio_set(dev, GPIO_9 | GPIO_6 | GPIO_5);
  1439. cx23885_gpio_clear(dev, GPIO_9);
  1440. mdelay(20);
  1441. cx23885_gpio_set(dev, GPIO_9);
  1442. break;
  1443. case CX23885_BOARD_MYGICA_X8506:
  1444. case CX23885_BOARD_MAGICPRO_PROHDTVE2:
  1445. case CX23885_BOARD_MYGICA_X8507:
  1446. /* GPIO-0 (0)Analog / (1)Digital TV */
  1447. /* GPIO-1 reset XC5000 */
  1448. /* GPIO-2 demod reset */
  1449. cx23885_gpio_enable(dev, GPIO_0 | GPIO_1 | GPIO_2, 1);
  1450. cx23885_gpio_clear(dev, GPIO_1 | GPIO_2);
  1451. mdelay(100);
  1452. cx23885_gpio_set(dev, GPIO_0 | GPIO_1 | GPIO_2);
  1453. mdelay(100);
  1454. break;
  1455. case CX23885_BOARD_MYGICA_X8558PRO:
  1456. /* GPIO-0 reset first ATBM8830 */
  1457. /* GPIO-1 reset second ATBM8830 */
  1458. cx23885_gpio_enable(dev, GPIO_0 | GPIO_1, 1);
  1459. cx23885_gpio_clear(dev, GPIO_0 | GPIO_1);
  1460. mdelay(100);
  1461. cx23885_gpio_set(dev, GPIO_0 | GPIO_1);
  1462. mdelay(100);
  1463. break;
  1464. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  1465. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  1466. /* GPIO-0 656_CLK */
  1467. /* GPIO-1 656_D0 */
  1468. /* GPIO-2 Wake# */
  1469. /* GPIO-3-10 cx23417 data0-7 */
  1470. /* GPIO-11-14 cx23417 addr0-3 */
  1471. /* GPIO-15-18 cx23417 READY, CS, RD, WR */
  1472. /* GPIO-19 IR_RX */
  1473. /* GPIO-20 C_IR_TX */
  1474. /* GPIO-21 I2S DAT */
  1475. /* GPIO-22 I2S WCLK */
  1476. /* GPIO-23 I2S BCLK */
  1477. /* ALT GPIO: EXP GPIO LATCH */
  1478. /* CX23417 GPIO's */
  1479. /* GPIO-14 S5H1411/CX24228 Reset */
  1480. /* GPIO-13 EEPROM write protect */
  1481. mc417_gpio_enable(dev, GPIO_14 | GPIO_13, 1);
  1482. /* Put the demod into reset and protect the eeprom */
  1483. mc417_gpio_clear(dev, GPIO_14 | GPIO_13);
  1484. mdelay(100);
  1485. /* Bring the demod out of reset */
  1486. mc417_gpio_set(dev, GPIO_14);
  1487. mdelay(100);
  1488. /* CX24228 GPIO */
  1489. /* Connected to IF / Mux */
  1490. break;
  1491. case CX23885_BOARD_GOTVIEW_X5_3D_HYBRID:
  1492. cx_set(GP0_IO, 0x00010001); /* Bring the part out of reset */
  1493. break;
  1494. case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF:
  1495. /* GPIO-0 ~INT in
  1496. GPIO-1 TMS out
  1497. GPIO-2 ~reset chips out
  1498. GPIO-3 to GPIO-10 data/addr for CA in/out
  1499. GPIO-11 ~CS out
  1500. GPIO-12 ADDR out
  1501. GPIO-13 ~WR out
  1502. GPIO-14 ~RD out
  1503. GPIO-15 ~RDY in
  1504. GPIO-16 TCK out
  1505. GPIO-17 TDO in
  1506. GPIO-18 TDI out
  1507. */
  1508. cx_set(GP0_IO, 0x00060000); /* GPIO-1,2 as out */
  1509. /* GPIO-0 as INT, reset & TMS low */
  1510. cx_clear(GP0_IO, 0x00010006);
  1511. mdelay(100);/* reset delay */
  1512. cx_set(GP0_IO, 0x00000004); /* reset high */
  1513. cx_write(MC417_CTL, 0x00000037);/* enable GPIO-3..18 pins */
  1514. /* GPIO-17 is TDO in, GPIO-15 is ~RDY in, rest is out */
  1515. cx_write(MC417_OEN, 0x00005000);
  1516. /* ~RD, ~WR high; ADDR low; ~CS high */
  1517. cx_write(MC417_RWD, 0x00000d00);
  1518. /* enable irq */
  1519. cx_write(GPIO_ISM, 0x00000000);/* INTERRUPTS active low*/
  1520. break;
  1521. case CX23885_BOARD_HAUPPAUGE_HVR4400:
  1522. case CX23885_BOARD_HAUPPAUGE_STARBURST:
  1523. /* GPIO-8 tda10071 demod reset */
  1524. /* GPIO-9 si2165 demod reset (only HVR4400/HVR5500)*/
  1525. /* Put the parts into reset and back */
  1526. cx23885_gpio_enable(dev, GPIO_8 | GPIO_9, 1);
  1527. cx23885_gpio_clear(dev, GPIO_8 | GPIO_9);
  1528. mdelay(100);
  1529. cx23885_gpio_set(dev, GPIO_8 | GPIO_9);
  1530. mdelay(100);
  1531. break;
  1532. case CX23885_BOARD_AVERMEDIA_HC81R:
  1533. cx_clear(MC417_CTL, 1);
  1534. /* GPIO-0,1,2 setup direction as output */
  1535. cx_set(GP0_IO, 0x00070000);
  1536. mdelay(10);
  1537. /* AF9013 demod reset */
  1538. cx_set(GP0_IO, 0x00010001);
  1539. mdelay(10);
  1540. cx_clear(GP0_IO, 0x00010001);
  1541. mdelay(10);
  1542. cx_set(GP0_IO, 0x00010001);
  1543. mdelay(10);
  1544. /* demod tune? */
  1545. cx_clear(GP0_IO, 0x00030003);
  1546. mdelay(10);
  1547. cx_set(GP0_IO, 0x00020002);
  1548. mdelay(10);
  1549. cx_set(GP0_IO, 0x00010001);
  1550. mdelay(10);
  1551. cx_clear(GP0_IO, 0x00020002);
  1552. /* XC3028L tuner reset */
  1553. cx_set(GP0_IO, 0x00040004);
  1554. cx_clear(GP0_IO, 0x00040004);
  1555. cx_set(GP0_IO, 0x00040004);
  1556. mdelay(60);
  1557. break;
  1558. case CX23885_BOARD_DVBSKY_T9580:
  1559. case CX23885_BOARD_DVBSKY_S952:
  1560. case CX23885_BOARD_DVBSKY_T982:
  1561. /* enable GPIO3-18 pins */
  1562. cx_write(MC417_CTL, 0x00000037);
  1563. cx23885_gpio_enable(dev, GPIO_2 | GPIO_11, 1);
  1564. cx23885_gpio_clear(dev, GPIO_2 | GPIO_11);
  1565. mdelay(100);
  1566. cx23885_gpio_set(dev, GPIO_2 | GPIO_11);
  1567. break;
  1568. case CX23885_BOARD_DVBSKY_T980C:
  1569. case CX23885_BOARD_DVBSKY_S950C:
  1570. case CX23885_BOARD_TT_CT2_4500_CI:
  1571. /*
  1572. * GPIO-0 INTA from CiMax, input
  1573. * GPIO-1 reset CiMax, output, high active
  1574. * GPIO-2 reset demod, output, low active
  1575. * GPIO-3 to GPIO-10 data/addr for CAM
  1576. * GPIO-11 ~CS0 to CiMax1
  1577. * GPIO-12 ~CS1 to CiMax2
  1578. * GPIO-13 ADL0 load LSB addr
  1579. * GPIO-14 ADL1 load MSB addr
  1580. * GPIO-15 ~RDY from CiMax
  1581. * GPIO-17 ~RD to CiMax
  1582. * GPIO-18 ~WR to CiMax
  1583. */
  1584. cx_set(GP0_IO, 0x00060002); /* GPIO 1/2 as output */
  1585. cx_clear(GP0_IO, 0x00010004); /* GPIO 0 as input */
  1586. mdelay(100); /* reset delay */
  1587. cx_set(GP0_IO, 0x00060004); /* GPIO as out, reset high */
  1588. cx_clear(GP0_IO, 0x00010002);
  1589. cx_write(MC417_CTL, 0x00000037); /* enable GPIO3-18 pins */
  1590. /* GPIO-15 IN as ~ACK, rest as OUT */
  1591. cx_write(MC417_OEN, 0x00001000);
  1592. /* ~RD, ~WR high; ADL0, ADL1 low; ~CS0, ~CS1 high */
  1593. cx_write(MC417_RWD, 0x0000c300);
  1594. /* enable irq */
  1595. cx_write(GPIO_ISM, 0x00000000); /* INTERRUPTS active low */
  1596. break;
  1597. case CX23885_BOARD_DVBSKY_S950:
  1598. cx23885_gpio_enable(dev, GPIO_2, 1);
  1599. cx23885_gpio_clear(dev, GPIO_2);
  1600. msleep(100);
  1601. cx23885_gpio_set(dev, GPIO_2);
  1602. break;
  1603. case CX23885_BOARD_HAUPPAUGE_HVR5525:
  1604. /*
  1605. * GPIO-00 IR_WIDE
  1606. * GPIO-02 wake#
  1607. * GPIO-03 VAUX Pres.
  1608. * GPIO-07 PROG#
  1609. * GPIO-08 SAT_RESN
  1610. * GPIO-09 TER_RESN
  1611. * GPIO-10 B2_SENSE
  1612. * GPIO-11 B1_SENSE
  1613. * GPIO-15 IR_LED_STATUS
  1614. * GPIO-19 IR_NARROW
  1615. * GPIO-20 Blauster1
  1616. * ALTGPIO VAUX_SWITCH
  1617. * AUX_PLL_CLK : Blaster2
  1618. */
  1619. /* Put the parts into reset and back */
  1620. cx23885_gpio_enable(dev, GPIO_8 | GPIO_9, 1);
  1621. cx23885_gpio_clear(dev, GPIO_8 | GPIO_9);
  1622. msleep(100);
  1623. cx23885_gpio_set(dev, GPIO_8 | GPIO_9);
  1624. msleep(100);
  1625. break;
  1626. }
  1627. }
  1628. int cx23885_ir_init(struct cx23885_dev *dev)
  1629. {
  1630. static struct v4l2_subdev_io_pin_config ir_rxtx_pin_cfg[] = {
  1631. {
  1632. .flags = V4L2_SUBDEV_IO_PIN_INPUT,
  1633. .pin = CX23885_PIN_IR_RX_GPIO19,
  1634. .function = CX23885_PAD_IR_RX,
  1635. .value = 0,
  1636. .strength = CX25840_PIN_DRIVE_MEDIUM,
  1637. }, {
  1638. .flags = V4L2_SUBDEV_IO_PIN_OUTPUT,
  1639. .pin = CX23885_PIN_IR_TX_GPIO20,
  1640. .function = CX23885_PAD_IR_TX,
  1641. .value = 0,
  1642. .strength = CX25840_PIN_DRIVE_MEDIUM,
  1643. }
  1644. };
  1645. const size_t ir_rxtx_pin_cfg_count = ARRAY_SIZE(ir_rxtx_pin_cfg);
  1646. static struct v4l2_subdev_io_pin_config ir_rx_pin_cfg[] = {
  1647. {
  1648. .flags = V4L2_SUBDEV_IO_PIN_INPUT,
  1649. .pin = CX23885_PIN_IR_RX_GPIO19,
  1650. .function = CX23885_PAD_IR_RX,
  1651. .value = 0,
  1652. .strength = CX25840_PIN_DRIVE_MEDIUM,
  1653. }
  1654. };
  1655. const size_t ir_rx_pin_cfg_count = ARRAY_SIZE(ir_rx_pin_cfg);
  1656. struct v4l2_subdev_ir_parameters params;
  1657. int ret = 0;
  1658. switch (dev->board) {
  1659. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  1660. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  1661. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  1662. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  1663. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  1664. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  1665. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  1666. case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
  1667. case CX23885_BOARD_HAUPPAUGE_HVR1210:
  1668. /* FIXME: Implement me */
  1669. break;
  1670. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  1671. ret = cx23888_ir_probe(dev);
  1672. if (ret)
  1673. break;
  1674. dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_888_IR);
  1675. v4l2_subdev_call(dev->sd_cx25840, core, s_io_pin_config,
  1676. ir_rx_pin_cfg_count, ir_rx_pin_cfg);
  1677. break;
  1678. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  1679. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  1680. ret = cx23888_ir_probe(dev);
  1681. if (ret)
  1682. break;
  1683. dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_888_IR);
  1684. v4l2_subdev_call(dev->sd_cx25840, core, s_io_pin_config,
  1685. ir_rxtx_pin_cfg_count, ir_rxtx_pin_cfg);
  1686. /*
  1687. * For these boards we need to invert the Tx output via the
  1688. * IR controller to have the LED off while idle
  1689. */
  1690. v4l2_subdev_call(dev->sd_ir, ir, tx_g_parameters, &params);
  1691. params.enable = false;
  1692. params.shutdown = false;
  1693. params.invert_level = true;
  1694. v4l2_subdev_call(dev->sd_ir, ir, tx_s_parameters, &params);
  1695. params.shutdown = true;
  1696. v4l2_subdev_call(dev->sd_ir, ir, tx_s_parameters, &params);
  1697. break;
  1698. case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
  1699. case CX23885_BOARD_TEVII_S470:
  1700. case CX23885_BOARD_MYGICA_X8507:
  1701. case CX23885_BOARD_TBS_6980:
  1702. case CX23885_BOARD_TBS_6981:
  1703. case CX23885_BOARD_DVBSKY_T9580:
  1704. case CX23885_BOARD_DVBSKY_T980C:
  1705. case CX23885_BOARD_DVBSKY_S950C:
  1706. case CX23885_BOARD_TT_CT2_4500_CI:
  1707. case CX23885_BOARD_DVBSKY_S950:
  1708. case CX23885_BOARD_DVBSKY_S952:
  1709. case CX23885_BOARD_DVBSKY_T982:
  1710. if (!enable_885_ir)
  1711. break;
  1712. dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_AV_CORE);
  1713. if (dev->sd_ir == NULL) {
  1714. ret = -ENODEV;
  1715. break;
  1716. }
  1717. v4l2_subdev_call(dev->sd_cx25840, core, s_io_pin_config,
  1718. ir_rx_pin_cfg_count, ir_rx_pin_cfg);
  1719. break;
  1720. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  1721. if (!enable_885_ir)
  1722. break;
  1723. dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_AV_CORE);
  1724. if (dev->sd_ir == NULL) {
  1725. ret = -ENODEV;
  1726. break;
  1727. }
  1728. v4l2_subdev_call(dev->sd_cx25840, core, s_io_pin_config,
  1729. ir_rxtx_pin_cfg_count, ir_rxtx_pin_cfg);
  1730. break;
  1731. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
  1732. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2:
  1733. request_module("ir-kbd-i2c");
  1734. break;
  1735. }
  1736. return ret;
  1737. }
  1738. void cx23885_ir_fini(struct cx23885_dev *dev)
  1739. {
  1740. switch (dev->board) {
  1741. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  1742. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  1743. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  1744. cx23885_irq_remove(dev, PCI_MSK_IR);
  1745. cx23888_ir_remove(dev);
  1746. dev->sd_ir = NULL;
  1747. break;
  1748. case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
  1749. case CX23885_BOARD_TEVII_S470:
  1750. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  1751. case CX23885_BOARD_MYGICA_X8507:
  1752. case CX23885_BOARD_TBS_6980:
  1753. case CX23885_BOARD_TBS_6981:
  1754. case CX23885_BOARD_DVBSKY_T9580:
  1755. case CX23885_BOARD_DVBSKY_T980C:
  1756. case CX23885_BOARD_DVBSKY_S950C:
  1757. case CX23885_BOARD_TT_CT2_4500_CI:
  1758. case CX23885_BOARD_DVBSKY_S950:
  1759. case CX23885_BOARD_DVBSKY_S952:
  1760. case CX23885_BOARD_DVBSKY_T982:
  1761. cx23885_irq_remove(dev, PCI_MSK_AV_CORE);
  1762. /* sd_ir is a duplicate pointer to the AV Core, just clear it */
  1763. dev->sd_ir = NULL;
  1764. break;
  1765. }
  1766. }
  1767. static int netup_jtag_io(void *device, int tms, int tdi, int read_tdo)
  1768. {
  1769. int data;
  1770. int tdo = 0;
  1771. struct cx23885_dev *dev = (struct cx23885_dev *)device;
  1772. /*TMS*/
  1773. data = ((cx_read(GP0_IO)) & (~0x00000002));
  1774. data |= (tms ? 0x00020002 : 0x00020000);
  1775. cx_write(GP0_IO, data);
  1776. /*TDI*/
  1777. data = ((cx_read(MC417_RWD)) & (~0x0000a000));
  1778. data |= (tdi ? 0x00008000 : 0);
  1779. cx_write(MC417_RWD, data);
  1780. if (read_tdo)
  1781. tdo = (data & 0x00004000) ? 1 : 0; /*TDO*/
  1782. cx_write(MC417_RWD, data | 0x00002000);
  1783. udelay(1);
  1784. /*TCK*/
  1785. cx_write(MC417_RWD, data);
  1786. return tdo;
  1787. }
  1788. void cx23885_ir_pci_int_enable(struct cx23885_dev *dev)
  1789. {
  1790. switch (dev->board) {
  1791. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  1792. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  1793. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  1794. if (dev->sd_ir)
  1795. cx23885_irq_add_enable(dev, PCI_MSK_IR);
  1796. break;
  1797. case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
  1798. case CX23885_BOARD_TEVII_S470:
  1799. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  1800. case CX23885_BOARD_MYGICA_X8507:
  1801. case CX23885_BOARD_TBS_6980:
  1802. case CX23885_BOARD_TBS_6981:
  1803. case CX23885_BOARD_DVBSKY_T9580:
  1804. case CX23885_BOARD_DVBSKY_T980C:
  1805. case CX23885_BOARD_DVBSKY_S950C:
  1806. case CX23885_BOARD_TT_CT2_4500_CI:
  1807. case CX23885_BOARD_DVBSKY_S950:
  1808. case CX23885_BOARD_DVBSKY_S952:
  1809. case CX23885_BOARD_DVBSKY_T982:
  1810. if (dev->sd_ir)
  1811. cx23885_irq_add_enable(dev, PCI_MSK_AV_CORE);
  1812. break;
  1813. }
  1814. }
  1815. void cx23885_card_setup(struct cx23885_dev *dev)
  1816. {
  1817. struct cx23885_tsport *ts1 = &dev->ts1;
  1818. struct cx23885_tsport *ts2 = &dev->ts2;
  1819. static u8 eeprom[256];
  1820. if (dev->i2c_bus[0].i2c_rc == 0) {
  1821. dev->i2c_bus[0].i2c_client.addr = 0xa0 >> 1;
  1822. tveeprom_read(&dev->i2c_bus[0].i2c_client,
  1823. eeprom, sizeof(eeprom));
  1824. }
  1825. switch (dev->board) {
  1826. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  1827. if (dev->i2c_bus[0].i2c_rc == 0) {
  1828. if (eeprom[0x80] != 0x84)
  1829. hauppauge_eeprom(dev, eeprom+0xc0);
  1830. else
  1831. hauppauge_eeprom(dev, eeprom+0x80);
  1832. }
  1833. break;
  1834. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  1835. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  1836. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  1837. if (dev->i2c_bus[0].i2c_rc == 0)
  1838. hauppauge_eeprom(dev, eeprom+0x80);
  1839. break;
  1840. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  1841. case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
  1842. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  1843. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  1844. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  1845. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  1846. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  1847. case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
  1848. case CX23885_BOARD_HAUPPAUGE_HVR1210:
  1849. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  1850. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  1851. case CX23885_BOARD_HAUPPAUGE_HVR4400:
  1852. case CX23885_BOARD_HAUPPAUGE_STARBURST:
  1853. case CX23885_BOARD_HAUPPAUGE_IMPACTVCBE:
  1854. case CX23885_BOARD_HAUPPAUGE_HVR5525:
  1855. if (dev->i2c_bus[0].i2c_rc == 0)
  1856. hauppauge_eeprom(dev, eeprom+0xc0);
  1857. break;
  1858. }
  1859. switch (dev->board) {
  1860. case CX23885_BOARD_AVERMEDIA_HC81R:
  1861. /* Defaults for VID B */
  1862. ts1->gen_ctrl_val = 0x4; /* Parallel */
  1863. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1864. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1865. /* Defaults for VID C */
  1866. /* DREQ_POL, SMODE, PUNC_CLK, MCLK_POL Serial bus + punc clk */
  1867. ts2->gen_ctrl_val = 0x10e;
  1868. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1869. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1870. break;
  1871. case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
  1872. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
  1873. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2:
  1874. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1875. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1876. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1877. /* break omitted intentionally */
  1878. case CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP:
  1879. ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1880. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1881. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1882. break;
  1883. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  1884. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  1885. /* Defaults for VID B - Analog encoder */
  1886. /* DREQ_POL, SMODE, PUNC_CLK, MCLK_POL Serial bus + punc clk */
  1887. ts1->gen_ctrl_val = 0x10e;
  1888. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1889. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1890. /* APB_TSVALERR_POL (active low)*/
  1891. ts1->vld_misc_val = 0x2000;
  1892. ts1->hw_sop_ctrl_val = (0x47 << 16 | 188 << 4 | 0xc);
  1893. cx_write(0x130184, 0xc);
  1894. /* Defaults for VID C */
  1895. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1896. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1897. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1898. break;
  1899. case CX23885_BOARD_TBS_6920:
  1900. ts1->gen_ctrl_val = 0x4; /* Parallel */
  1901. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1902. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1903. break;
  1904. case CX23885_BOARD_TEVII_S470:
  1905. case CX23885_BOARD_TEVII_S471:
  1906. case CX23885_BOARD_DVBWORLD_2005:
  1907. case CX23885_BOARD_PROF_8000:
  1908. case CX23885_BOARD_DVBSKY_T980C:
  1909. case CX23885_BOARD_DVBSKY_S950C:
  1910. case CX23885_BOARD_TT_CT2_4500_CI:
  1911. case CX23885_BOARD_DVBSKY_S950:
  1912. ts1->gen_ctrl_val = 0x5; /* Parallel */
  1913. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1914. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1915. break;
  1916. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  1917. case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF:
  1918. case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
  1919. ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1920. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1921. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1922. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1923. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1924. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1925. break;
  1926. case CX23885_BOARD_TBS_6980:
  1927. case CX23885_BOARD_TBS_6981:
  1928. ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1929. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1930. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1931. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1932. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1933. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1934. tbs_card_init(dev);
  1935. break;
  1936. case CX23885_BOARD_MYGICA_X8506:
  1937. case CX23885_BOARD_MAGICPRO_PROHDTVE2:
  1938. case CX23885_BOARD_MYGICA_X8507:
  1939. ts1->gen_ctrl_val = 0x5; /* Parallel */
  1940. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1941. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1942. break;
  1943. case CX23885_BOARD_MYGICA_X8558PRO:
  1944. ts1->gen_ctrl_val = 0x5; /* Parallel */
  1945. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1946. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1947. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1948. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1949. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1950. break;
  1951. case CX23885_BOARD_HAUPPAUGE_HVR4400:
  1952. ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1953. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1954. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1955. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1956. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1957. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1958. break;
  1959. case CX23885_BOARD_HAUPPAUGE_STARBURST:
  1960. ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1961. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1962. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1963. break;
  1964. case CX23885_BOARD_DVBSKY_T9580:
  1965. case CX23885_BOARD_DVBSKY_T982:
  1966. ts1->gen_ctrl_val = 0x5; /* Parallel */
  1967. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1968. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1969. ts2->gen_ctrl_val = 0x8; /* Serial bus */
  1970. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1971. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1972. break;
  1973. case CX23885_BOARD_DVBSKY_S952:
  1974. ts1->gen_ctrl_val = 0x5; /* Parallel */
  1975. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1976. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1977. ts2->gen_ctrl_val = 0xe; /* Serial bus */
  1978. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1979. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1980. break;
  1981. case CX23885_BOARD_HAUPPAUGE_HVR5525:
  1982. ts1->gen_ctrl_val = 0x5; /* Parallel */
  1983. ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1984. ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1985. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  1986. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  1987. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  1988. break;
  1989. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  1990. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  1991. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  1992. case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
  1993. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  1994. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  1995. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  1996. case CX23885_BOARD_HAUPPAUGE_IMPACTVCBE:
  1997. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  1998. case CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200:
  1999. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000:
  2000. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  2001. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  2002. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  2003. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  2004. case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
  2005. case CX23885_BOARD_HAUPPAUGE_HVR1210:
  2006. case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
  2007. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  2008. case CX23885_BOARD_GOTVIEW_X5_3D_HYBRID:
  2009. default:
  2010. ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
  2011. ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
  2012. ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
  2013. }
  2014. /* Certain boards support analog, or require the avcore to be
  2015. * loaded, ensure this happens.
  2016. */
  2017. switch (dev->board) {
  2018. case CX23885_BOARD_TEVII_S470:
  2019. /* Currently only enabled for the integrated IR controller */
  2020. if (!enable_885_ir)
  2021. break;
  2022. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  2023. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  2024. case CX23885_BOARD_HAUPPAUGE_IMPACTVCBE:
  2025. case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
  2026. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  2027. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  2028. case CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200:
  2029. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000:
  2030. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  2031. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  2032. case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF:
  2033. case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
  2034. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  2035. case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
  2036. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  2037. case CX23885_BOARD_HAUPPAUGE_HVR1850:
  2038. case CX23885_BOARD_MYGICA_X8506:
  2039. case CX23885_BOARD_MAGICPRO_PROHDTVE2:
  2040. case CX23885_BOARD_HAUPPAUGE_HVR1290:
  2041. case CX23885_BOARD_LEADTEK_WINFAST_PXTV1200:
  2042. case CX23885_BOARD_GOTVIEW_X5_3D_HYBRID:
  2043. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  2044. case CX23885_BOARD_MPX885:
  2045. case CX23885_BOARD_MYGICA_X8507:
  2046. case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
  2047. case CX23885_BOARD_AVERMEDIA_HC81R:
  2048. case CX23885_BOARD_TBS_6980:
  2049. case CX23885_BOARD_TBS_6981:
  2050. case CX23885_BOARD_DVBSKY_T9580:
  2051. case CX23885_BOARD_DVBSKY_T980C:
  2052. case CX23885_BOARD_DVBSKY_S950C:
  2053. case CX23885_BOARD_TT_CT2_4500_CI:
  2054. case CX23885_BOARD_DVBSKY_S950:
  2055. case CX23885_BOARD_DVBSKY_S952:
  2056. case CX23885_BOARD_DVBSKY_T982:
  2057. dev->sd_cx25840 = v4l2_i2c_new_subdev(&dev->v4l2_dev,
  2058. &dev->i2c_bus[2].i2c_adap,
  2059. "cx25840", 0x88 >> 1, NULL);
  2060. if (dev->sd_cx25840) {
  2061. /* set host data for clk_freq configuration */
  2062. v4l2_set_subdev_hostdata(dev->sd_cx25840,
  2063. &dev->clk_freq);
  2064. dev->sd_cx25840->grp_id = CX23885_HW_AV_CORE;
  2065. v4l2_subdev_call(dev->sd_cx25840, core, load_fw);
  2066. }
  2067. break;
  2068. }
  2069. /* AUX-PLL 27MHz CLK */
  2070. switch (dev->board) {
  2071. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  2072. netup_initialize(dev);
  2073. break;
  2074. case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF: {
  2075. int ret;
  2076. const struct firmware *fw;
  2077. const char *filename = "dvb-netup-altera-01.fw";
  2078. char *action = "configure";
  2079. static struct netup_card_info cinfo;
  2080. struct altera_config netup_config = {
  2081. .dev = dev,
  2082. .action = action,
  2083. .jtag_io = netup_jtag_io,
  2084. };
  2085. netup_initialize(dev);
  2086. netup_get_card_info(&dev->i2c_bus[0].i2c_adap, &cinfo);
  2087. if (netup_card_rev)
  2088. cinfo.rev = netup_card_rev;
  2089. switch (cinfo.rev) {
  2090. case 0x4:
  2091. filename = "dvb-netup-altera-04.fw";
  2092. break;
  2093. default:
  2094. filename = "dvb-netup-altera-01.fw";
  2095. break;
  2096. }
  2097. printk(KERN_INFO "NetUP card rev=0x%x fw_filename=%s\n",
  2098. cinfo.rev, filename);
  2099. ret = request_firmware(&fw, filename, &dev->pci->dev);
  2100. if (ret != 0)
  2101. printk(KERN_ERR "did not find the firmware file. (%s) "
  2102. "Please see linux/Documentation/dvb/ for more details "
  2103. "on firmware-problems.", filename);
  2104. else
  2105. altera_init(&netup_config, fw);
  2106. release_firmware(fw);
  2107. break;
  2108. }
  2109. }
  2110. }