atl1c_main.c 78 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813
  1. /*
  2. * Copyright(c) 2008 - 2009 Atheros Corporation. All rights reserved.
  3. *
  4. * Derived from Intel e1000 driver
  5. * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the Free
  9. * Software Foundation; either version 2 of the License, or (at your option)
  10. * any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc., 59
  19. * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  20. */
  21. #include "atl1c.h"
  22. #define ATL1C_DRV_VERSION "1.0.1.1-NAPI"
  23. char atl1c_driver_name[] = "atl1c";
  24. char atl1c_driver_version[] = ATL1C_DRV_VERSION;
  25. /*
  26. * atl1c_pci_tbl - PCI Device ID Table
  27. *
  28. * Wildcard entries (PCI_ANY_ID) should come last
  29. * Last entry must be all 0s
  30. *
  31. * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
  32. * Class, Class Mask, private data (not used) }
  33. */
  34. static const struct pci_device_id atl1c_pci_tbl[] = {
  35. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATTANSIC_L1C)},
  36. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATTANSIC_L2C)},
  37. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L2C_B)},
  38. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L2C_B2)},
  39. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L1D)},
  40. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L1D_2_0)},
  41. /* required last entry */
  42. { 0 }
  43. };
  44. MODULE_DEVICE_TABLE(pci, atl1c_pci_tbl);
  45. MODULE_AUTHOR("Jie Yang");
  46. MODULE_AUTHOR("Qualcomm Atheros Inc., <nic-devel@qualcomm.com>");
  47. MODULE_DESCRIPTION("Qualcomm Atheros 100/1000M Ethernet Network Driver");
  48. MODULE_LICENSE("GPL");
  49. MODULE_VERSION(ATL1C_DRV_VERSION);
  50. static int atl1c_stop_mac(struct atl1c_hw *hw);
  51. static void atl1c_disable_l0s_l1(struct atl1c_hw *hw);
  52. static void atl1c_set_aspm(struct atl1c_hw *hw, u16 link_speed);
  53. static void atl1c_start_mac(struct atl1c_adapter *adapter);
  54. static void atl1c_clean_rx_irq(struct atl1c_adapter *adapter,
  55. int *work_done, int work_to_do);
  56. static int atl1c_up(struct atl1c_adapter *adapter);
  57. static void atl1c_down(struct atl1c_adapter *adapter);
  58. static int atl1c_reset_mac(struct atl1c_hw *hw);
  59. static void atl1c_reset_dma_ring(struct atl1c_adapter *adapter);
  60. static int atl1c_configure(struct atl1c_adapter *adapter);
  61. static int atl1c_alloc_rx_buffer(struct atl1c_adapter *adapter);
  62. static const u16 atl1c_pay_load_size[] = {
  63. 128, 256, 512, 1024, 2048, 4096,
  64. };
  65. static const u32 atl1c_default_msg = NETIF_MSG_DRV | NETIF_MSG_PROBE |
  66. NETIF_MSG_LINK | NETIF_MSG_TIMER | NETIF_MSG_IFDOWN | NETIF_MSG_IFUP;
  67. static void atl1c_pcie_patch(struct atl1c_hw *hw)
  68. {
  69. u32 mst_data, data;
  70. /* pclk sel could switch to 25M */
  71. AT_READ_REG(hw, REG_MASTER_CTRL, &mst_data);
  72. mst_data &= ~MASTER_CTRL_CLK_SEL_DIS;
  73. AT_WRITE_REG(hw, REG_MASTER_CTRL, mst_data);
  74. /* WoL/PCIE related settings */
  75. if (hw->nic_type == athr_l1c || hw->nic_type == athr_l2c) {
  76. AT_READ_REG(hw, REG_PCIE_PHYMISC, &data);
  77. data |= PCIE_PHYMISC_FORCE_RCV_DET;
  78. AT_WRITE_REG(hw, REG_PCIE_PHYMISC, data);
  79. } else { /* new dev set bit5 of MASTER */
  80. if (!(mst_data & MASTER_CTRL_WAKEN_25M))
  81. AT_WRITE_REG(hw, REG_MASTER_CTRL,
  82. mst_data | MASTER_CTRL_WAKEN_25M);
  83. }
  84. /* aspm/PCIE setting only for l2cb 1.0 */
  85. if (hw->nic_type == athr_l2c_b && hw->revision_id == L2CB_V10) {
  86. AT_READ_REG(hw, REG_PCIE_PHYMISC2, &data);
  87. data = FIELD_SETX(data, PCIE_PHYMISC2_CDR_BW,
  88. L2CB1_PCIE_PHYMISC2_CDR_BW);
  89. data = FIELD_SETX(data, PCIE_PHYMISC2_L0S_TH,
  90. L2CB1_PCIE_PHYMISC2_L0S_TH);
  91. AT_WRITE_REG(hw, REG_PCIE_PHYMISC2, data);
  92. /* extend L1 sync timer */
  93. AT_READ_REG(hw, REG_LINK_CTRL, &data);
  94. data |= LINK_CTRL_EXT_SYNC;
  95. AT_WRITE_REG(hw, REG_LINK_CTRL, data);
  96. }
  97. /* l2cb 1.x & l1d 1.x */
  98. if (hw->nic_type == athr_l2c_b || hw->nic_type == athr_l1d) {
  99. AT_READ_REG(hw, REG_PM_CTRL, &data);
  100. data |= PM_CTRL_L0S_BUFSRX_EN;
  101. AT_WRITE_REG(hw, REG_PM_CTRL, data);
  102. /* clear vendor msg */
  103. AT_READ_REG(hw, REG_DMA_DBG, &data);
  104. AT_WRITE_REG(hw, REG_DMA_DBG, data & ~DMA_DBG_VENDOR_MSG);
  105. }
  106. }
  107. /* FIXME: no need any more ? */
  108. /*
  109. * atl1c_init_pcie - init PCIE module
  110. */
  111. static void atl1c_reset_pcie(struct atl1c_hw *hw, u32 flag)
  112. {
  113. u32 data;
  114. u32 pci_cmd;
  115. struct pci_dev *pdev = hw->adapter->pdev;
  116. int pos;
  117. AT_READ_REG(hw, PCI_COMMAND, &pci_cmd);
  118. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  119. pci_cmd |= (PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER |
  120. PCI_COMMAND_IO);
  121. AT_WRITE_REG(hw, PCI_COMMAND, pci_cmd);
  122. /*
  123. * Clear any PowerSaveing Settings
  124. */
  125. pci_enable_wake(pdev, PCI_D3hot, 0);
  126. pci_enable_wake(pdev, PCI_D3cold, 0);
  127. /* wol sts read-clear */
  128. AT_READ_REG(hw, REG_WOL_CTRL, &data);
  129. AT_WRITE_REG(hw, REG_WOL_CTRL, 0);
  130. /*
  131. * Mask some pcie error bits
  132. */
  133. pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_ERR);
  134. if (pos) {
  135. pci_read_config_dword(pdev, pos + PCI_ERR_UNCOR_SEVER, &data);
  136. data &= ~(PCI_ERR_UNC_DLP | PCI_ERR_UNC_FCP);
  137. pci_write_config_dword(pdev, pos + PCI_ERR_UNCOR_SEVER, data);
  138. }
  139. /* clear error status */
  140. pcie_capability_write_word(pdev, PCI_EXP_DEVSTA,
  141. PCI_EXP_DEVSTA_NFED |
  142. PCI_EXP_DEVSTA_FED |
  143. PCI_EXP_DEVSTA_CED |
  144. PCI_EXP_DEVSTA_URD);
  145. AT_READ_REG(hw, REG_LTSSM_ID_CTRL, &data);
  146. data &= ~LTSSM_ID_EN_WRO;
  147. AT_WRITE_REG(hw, REG_LTSSM_ID_CTRL, data);
  148. atl1c_pcie_patch(hw);
  149. if (flag & ATL1C_PCIE_L0S_L1_DISABLE)
  150. atl1c_disable_l0s_l1(hw);
  151. msleep(5);
  152. }
  153. /**
  154. * atl1c_irq_enable - Enable default interrupt generation settings
  155. * @adapter: board private structure
  156. */
  157. static inline void atl1c_irq_enable(struct atl1c_adapter *adapter)
  158. {
  159. if (likely(atomic_dec_and_test(&adapter->irq_sem))) {
  160. AT_WRITE_REG(&adapter->hw, REG_ISR, 0x7FFFFFFF);
  161. AT_WRITE_REG(&adapter->hw, REG_IMR, adapter->hw.intr_mask);
  162. AT_WRITE_FLUSH(&adapter->hw);
  163. }
  164. }
  165. /**
  166. * atl1c_irq_disable - Mask off interrupt generation on the NIC
  167. * @adapter: board private structure
  168. */
  169. static inline void atl1c_irq_disable(struct atl1c_adapter *adapter)
  170. {
  171. atomic_inc(&adapter->irq_sem);
  172. AT_WRITE_REG(&adapter->hw, REG_IMR, 0);
  173. AT_WRITE_REG(&adapter->hw, REG_ISR, ISR_DIS_INT);
  174. AT_WRITE_FLUSH(&adapter->hw);
  175. synchronize_irq(adapter->pdev->irq);
  176. }
  177. /**
  178. * atl1c_irq_reset - reset interrupt confiure on the NIC
  179. * @adapter: board private structure
  180. */
  181. static inline void atl1c_irq_reset(struct atl1c_adapter *adapter)
  182. {
  183. atomic_set(&adapter->irq_sem, 1);
  184. atl1c_irq_enable(adapter);
  185. }
  186. /*
  187. * atl1c_wait_until_idle - wait up to AT_HW_MAX_IDLE_DELAY reads
  188. * of the idle status register until the device is actually idle
  189. */
  190. static u32 atl1c_wait_until_idle(struct atl1c_hw *hw, u32 modu_ctrl)
  191. {
  192. int timeout;
  193. u32 data;
  194. for (timeout = 0; timeout < AT_HW_MAX_IDLE_DELAY; timeout++) {
  195. AT_READ_REG(hw, REG_IDLE_STATUS, &data);
  196. if ((data & modu_ctrl) == 0)
  197. return 0;
  198. msleep(1);
  199. }
  200. return data;
  201. }
  202. /**
  203. * atl1c_phy_config - Timer Call-back
  204. * @data: pointer to netdev cast into an unsigned long
  205. */
  206. static void atl1c_phy_config(unsigned long data)
  207. {
  208. struct atl1c_adapter *adapter = (struct atl1c_adapter *) data;
  209. struct atl1c_hw *hw = &adapter->hw;
  210. unsigned long flags;
  211. spin_lock_irqsave(&adapter->mdio_lock, flags);
  212. atl1c_restart_autoneg(hw);
  213. spin_unlock_irqrestore(&adapter->mdio_lock, flags);
  214. }
  215. void atl1c_reinit_locked(struct atl1c_adapter *adapter)
  216. {
  217. WARN_ON(in_interrupt());
  218. atl1c_down(adapter);
  219. atl1c_up(adapter);
  220. clear_bit(__AT_RESETTING, &adapter->flags);
  221. }
  222. static void atl1c_check_link_status(struct atl1c_adapter *adapter)
  223. {
  224. struct atl1c_hw *hw = &adapter->hw;
  225. struct net_device *netdev = adapter->netdev;
  226. struct pci_dev *pdev = adapter->pdev;
  227. int err;
  228. unsigned long flags;
  229. u16 speed, duplex, phy_data;
  230. spin_lock_irqsave(&adapter->mdio_lock, flags);
  231. /* MII_BMSR must read twise */
  232. atl1c_read_phy_reg(hw, MII_BMSR, &phy_data);
  233. atl1c_read_phy_reg(hw, MII_BMSR, &phy_data);
  234. spin_unlock_irqrestore(&adapter->mdio_lock, flags);
  235. if ((phy_data & BMSR_LSTATUS) == 0) {
  236. /* link down */
  237. netif_carrier_off(netdev);
  238. hw->hibernate = true;
  239. if (atl1c_reset_mac(hw) != 0)
  240. if (netif_msg_hw(adapter))
  241. dev_warn(&pdev->dev, "reset mac failed\n");
  242. atl1c_set_aspm(hw, SPEED_0);
  243. atl1c_post_phy_linkchg(hw, SPEED_0);
  244. atl1c_reset_dma_ring(adapter);
  245. atl1c_configure(adapter);
  246. } else {
  247. /* Link Up */
  248. hw->hibernate = false;
  249. spin_lock_irqsave(&adapter->mdio_lock, flags);
  250. err = atl1c_get_speed_and_duplex(hw, &speed, &duplex);
  251. spin_unlock_irqrestore(&adapter->mdio_lock, flags);
  252. if (unlikely(err))
  253. return;
  254. /* link result is our setting */
  255. if (adapter->link_speed != speed ||
  256. adapter->link_duplex != duplex) {
  257. adapter->link_speed = speed;
  258. adapter->link_duplex = duplex;
  259. atl1c_set_aspm(hw, speed);
  260. atl1c_post_phy_linkchg(hw, speed);
  261. atl1c_start_mac(adapter);
  262. if (netif_msg_link(adapter))
  263. dev_info(&pdev->dev,
  264. "%s: %s NIC Link is Up<%d Mbps %s>\n",
  265. atl1c_driver_name, netdev->name,
  266. adapter->link_speed,
  267. adapter->link_duplex == FULL_DUPLEX ?
  268. "Full Duplex" : "Half Duplex");
  269. }
  270. if (!netif_carrier_ok(netdev))
  271. netif_carrier_on(netdev);
  272. }
  273. }
  274. static void atl1c_link_chg_event(struct atl1c_adapter *adapter)
  275. {
  276. struct net_device *netdev = adapter->netdev;
  277. struct pci_dev *pdev = adapter->pdev;
  278. u16 phy_data;
  279. u16 link_up;
  280. spin_lock(&adapter->mdio_lock);
  281. atl1c_read_phy_reg(&adapter->hw, MII_BMSR, &phy_data);
  282. atl1c_read_phy_reg(&adapter->hw, MII_BMSR, &phy_data);
  283. spin_unlock(&adapter->mdio_lock);
  284. link_up = phy_data & BMSR_LSTATUS;
  285. /* notify upper layer link down ASAP */
  286. if (!link_up) {
  287. if (netif_carrier_ok(netdev)) {
  288. /* old link state: Up */
  289. netif_carrier_off(netdev);
  290. if (netif_msg_link(adapter))
  291. dev_info(&pdev->dev,
  292. "%s: %s NIC Link is Down\n",
  293. atl1c_driver_name, netdev->name);
  294. adapter->link_speed = SPEED_0;
  295. }
  296. }
  297. set_bit(ATL1C_WORK_EVENT_LINK_CHANGE, &adapter->work_event);
  298. schedule_work(&adapter->common_task);
  299. }
  300. static void atl1c_common_task(struct work_struct *work)
  301. {
  302. struct atl1c_adapter *adapter;
  303. struct net_device *netdev;
  304. adapter = container_of(work, struct atl1c_adapter, common_task);
  305. netdev = adapter->netdev;
  306. if (test_bit(__AT_DOWN, &adapter->flags))
  307. return;
  308. if (test_and_clear_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event)) {
  309. netif_device_detach(netdev);
  310. atl1c_down(adapter);
  311. atl1c_up(adapter);
  312. netif_device_attach(netdev);
  313. }
  314. if (test_and_clear_bit(ATL1C_WORK_EVENT_LINK_CHANGE,
  315. &adapter->work_event)) {
  316. atl1c_irq_disable(adapter);
  317. atl1c_check_link_status(adapter);
  318. atl1c_irq_enable(adapter);
  319. }
  320. }
  321. static void atl1c_del_timer(struct atl1c_adapter *adapter)
  322. {
  323. del_timer_sync(&adapter->phy_config_timer);
  324. }
  325. /**
  326. * atl1c_tx_timeout - Respond to a Tx Hang
  327. * @netdev: network interface device structure
  328. */
  329. static void atl1c_tx_timeout(struct net_device *netdev)
  330. {
  331. struct atl1c_adapter *adapter = netdev_priv(netdev);
  332. /* Do the reset outside of interrupt context */
  333. set_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event);
  334. schedule_work(&adapter->common_task);
  335. }
  336. /**
  337. * atl1c_set_multi - Multicast and Promiscuous mode set
  338. * @netdev: network interface device structure
  339. *
  340. * The set_multi entry point is called whenever the multicast address
  341. * list or the network interface flags are updated. This routine is
  342. * responsible for configuring the hardware for proper multicast,
  343. * promiscuous mode, and all-multi behavior.
  344. */
  345. static void atl1c_set_multi(struct net_device *netdev)
  346. {
  347. struct atl1c_adapter *adapter = netdev_priv(netdev);
  348. struct atl1c_hw *hw = &adapter->hw;
  349. struct netdev_hw_addr *ha;
  350. u32 mac_ctrl_data;
  351. u32 hash_value;
  352. /* Check for Promiscuous and All Multicast modes */
  353. AT_READ_REG(hw, REG_MAC_CTRL, &mac_ctrl_data);
  354. if (netdev->flags & IFF_PROMISC) {
  355. mac_ctrl_data |= MAC_CTRL_PROMIS_EN;
  356. } else if (netdev->flags & IFF_ALLMULTI) {
  357. mac_ctrl_data |= MAC_CTRL_MC_ALL_EN;
  358. mac_ctrl_data &= ~MAC_CTRL_PROMIS_EN;
  359. } else {
  360. mac_ctrl_data &= ~(MAC_CTRL_PROMIS_EN | MAC_CTRL_MC_ALL_EN);
  361. }
  362. AT_WRITE_REG(hw, REG_MAC_CTRL, mac_ctrl_data);
  363. /* clear the old settings from the multicast hash table */
  364. AT_WRITE_REG(hw, REG_RX_HASH_TABLE, 0);
  365. AT_WRITE_REG_ARRAY(hw, REG_RX_HASH_TABLE, 1, 0);
  366. /* comoute mc addresses' hash value ,and put it into hash table */
  367. netdev_for_each_mc_addr(ha, netdev) {
  368. hash_value = atl1c_hash_mc_addr(hw, ha->addr);
  369. atl1c_hash_set(hw, hash_value);
  370. }
  371. }
  372. static void __atl1c_vlan_mode(netdev_features_t features, u32 *mac_ctrl_data)
  373. {
  374. if (features & NETIF_F_HW_VLAN_CTAG_RX) {
  375. /* enable VLAN tag insert/strip */
  376. *mac_ctrl_data |= MAC_CTRL_RMV_VLAN;
  377. } else {
  378. /* disable VLAN tag insert/strip */
  379. *mac_ctrl_data &= ~MAC_CTRL_RMV_VLAN;
  380. }
  381. }
  382. static void atl1c_vlan_mode(struct net_device *netdev,
  383. netdev_features_t features)
  384. {
  385. struct atl1c_adapter *adapter = netdev_priv(netdev);
  386. struct pci_dev *pdev = adapter->pdev;
  387. u32 mac_ctrl_data = 0;
  388. if (netif_msg_pktdata(adapter))
  389. dev_dbg(&pdev->dev, "atl1c_vlan_mode\n");
  390. atl1c_irq_disable(adapter);
  391. AT_READ_REG(&adapter->hw, REG_MAC_CTRL, &mac_ctrl_data);
  392. __atl1c_vlan_mode(features, &mac_ctrl_data);
  393. AT_WRITE_REG(&adapter->hw, REG_MAC_CTRL, mac_ctrl_data);
  394. atl1c_irq_enable(adapter);
  395. }
  396. static void atl1c_restore_vlan(struct atl1c_adapter *adapter)
  397. {
  398. struct pci_dev *pdev = adapter->pdev;
  399. if (netif_msg_pktdata(adapter))
  400. dev_dbg(&pdev->dev, "atl1c_restore_vlan\n");
  401. atl1c_vlan_mode(adapter->netdev, adapter->netdev->features);
  402. }
  403. /**
  404. * atl1c_set_mac - Change the Ethernet Address of the NIC
  405. * @netdev: network interface device structure
  406. * @p: pointer to an address structure
  407. *
  408. * Returns 0 on success, negative on failure
  409. */
  410. static int atl1c_set_mac_addr(struct net_device *netdev, void *p)
  411. {
  412. struct atl1c_adapter *adapter = netdev_priv(netdev);
  413. struct sockaddr *addr = p;
  414. if (!is_valid_ether_addr(addr->sa_data))
  415. return -EADDRNOTAVAIL;
  416. if (netif_running(netdev))
  417. return -EBUSY;
  418. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  419. memcpy(adapter->hw.mac_addr, addr->sa_data, netdev->addr_len);
  420. atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.mac_addr);
  421. return 0;
  422. }
  423. static void atl1c_set_rxbufsize(struct atl1c_adapter *adapter,
  424. struct net_device *dev)
  425. {
  426. unsigned int head_size;
  427. int mtu = dev->mtu;
  428. adapter->rx_buffer_len = mtu > AT_RX_BUF_SIZE ?
  429. roundup(mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN, 8) : AT_RX_BUF_SIZE;
  430. head_size = SKB_DATA_ALIGN(adapter->rx_buffer_len + NET_SKB_PAD) +
  431. SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
  432. adapter->rx_frag_size = roundup_pow_of_two(head_size);
  433. }
  434. static netdev_features_t atl1c_fix_features(struct net_device *netdev,
  435. netdev_features_t features)
  436. {
  437. /*
  438. * Since there is no support for separate rx/tx vlan accel
  439. * enable/disable make sure tx flag is always in same state as rx.
  440. */
  441. if (features & NETIF_F_HW_VLAN_CTAG_RX)
  442. features |= NETIF_F_HW_VLAN_CTAG_TX;
  443. else
  444. features &= ~NETIF_F_HW_VLAN_CTAG_TX;
  445. if (netdev->mtu > MAX_TSO_FRAME_SIZE)
  446. features &= ~(NETIF_F_TSO | NETIF_F_TSO6);
  447. return features;
  448. }
  449. static int atl1c_set_features(struct net_device *netdev,
  450. netdev_features_t features)
  451. {
  452. netdev_features_t changed = netdev->features ^ features;
  453. if (changed & NETIF_F_HW_VLAN_CTAG_RX)
  454. atl1c_vlan_mode(netdev, features);
  455. return 0;
  456. }
  457. /**
  458. * atl1c_change_mtu - Change the Maximum Transfer Unit
  459. * @netdev: network interface device structure
  460. * @new_mtu: new value for maximum frame size
  461. *
  462. * Returns 0 on success, negative on failure
  463. */
  464. static int atl1c_change_mtu(struct net_device *netdev, int new_mtu)
  465. {
  466. struct atl1c_adapter *adapter = netdev_priv(netdev);
  467. struct atl1c_hw *hw = &adapter->hw;
  468. int old_mtu = netdev->mtu;
  469. int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN;
  470. /* Fast Ethernet controller doesn't support jumbo packet */
  471. if (((hw->nic_type == athr_l2c ||
  472. hw->nic_type == athr_l2c_b ||
  473. hw->nic_type == athr_l2c_b2) && new_mtu > ETH_DATA_LEN) ||
  474. max_frame < ETH_ZLEN + ETH_FCS_LEN ||
  475. max_frame > MAX_JUMBO_FRAME_SIZE) {
  476. if (netif_msg_link(adapter))
  477. dev_warn(&adapter->pdev->dev, "invalid MTU setting\n");
  478. return -EINVAL;
  479. }
  480. /* set MTU */
  481. if (old_mtu != new_mtu && netif_running(netdev)) {
  482. while (test_and_set_bit(__AT_RESETTING, &adapter->flags))
  483. msleep(1);
  484. netdev->mtu = new_mtu;
  485. adapter->hw.max_frame_size = new_mtu;
  486. atl1c_set_rxbufsize(adapter, netdev);
  487. atl1c_down(adapter);
  488. netdev_update_features(netdev);
  489. atl1c_up(adapter);
  490. clear_bit(__AT_RESETTING, &adapter->flags);
  491. }
  492. return 0;
  493. }
  494. /*
  495. * caller should hold mdio_lock
  496. */
  497. static int atl1c_mdio_read(struct net_device *netdev, int phy_id, int reg_num)
  498. {
  499. struct atl1c_adapter *adapter = netdev_priv(netdev);
  500. u16 result;
  501. atl1c_read_phy_reg(&adapter->hw, reg_num, &result);
  502. return result;
  503. }
  504. static void atl1c_mdio_write(struct net_device *netdev, int phy_id,
  505. int reg_num, int val)
  506. {
  507. struct atl1c_adapter *adapter = netdev_priv(netdev);
  508. atl1c_write_phy_reg(&adapter->hw, reg_num, val);
  509. }
  510. static int atl1c_mii_ioctl(struct net_device *netdev,
  511. struct ifreq *ifr, int cmd)
  512. {
  513. struct atl1c_adapter *adapter = netdev_priv(netdev);
  514. struct pci_dev *pdev = adapter->pdev;
  515. struct mii_ioctl_data *data = if_mii(ifr);
  516. unsigned long flags;
  517. int retval = 0;
  518. if (!netif_running(netdev))
  519. return -EINVAL;
  520. spin_lock_irqsave(&adapter->mdio_lock, flags);
  521. switch (cmd) {
  522. case SIOCGMIIPHY:
  523. data->phy_id = 0;
  524. break;
  525. case SIOCGMIIREG:
  526. if (atl1c_read_phy_reg(&adapter->hw, data->reg_num & 0x1F,
  527. &data->val_out)) {
  528. retval = -EIO;
  529. goto out;
  530. }
  531. break;
  532. case SIOCSMIIREG:
  533. if (data->reg_num & ~(0x1F)) {
  534. retval = -EFAULT;
  535. goto out;
  536. }
  537. dev_dbg(&pdev->dev, "<atl1c_mii_ioctl> write %x %x",
  538. data->reg_num, data->val_in);
  539. if (atl1c_write_phy_reg(&adapter->hw,
  540. data->reg_num, data->val_in)) {
  541. retval = -EIO;
  542. goto out;
  543. }
  544. break;
  545. default:
  546. retval = -EOPNOTSUPP;
  547. break;
  548. }
  549. out:
  550. spin_unlock_irqrestore(&adapter->mdio_lock, flags);
  551. return retval;
  552. }
  553. static int atl1c_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
  554. {
  555. switch (cmd) {
  556. case SIOCGMIIPHY:
  557. case SIOCGMIIREG:
  558. case SIOCSMIIREG:
  559. return atl1c_mii_ioctl(netdev, ifr, cmd);
  560. default:
  561. return -EOPNOTSUPP;
  562. }
  563. }
  564. /**
  565. * atl1c_alloc_queues - Allocate memory for all rings
  566. * @adapter: board private structure to initialize
  567. *
  568. */
  569. static int atl1c_alloc_queues(struct atl1c_adapter *adapter)
  570. {
  571. return 0;
  572. }
  573. static void atl1c_set_mac_type(struct atl1c_hw *hw)
  574. {
  575. switch (hw->device_id) {
  576. case PCI_DEVICE_ID_ATTANSIC_L2C:
  577. hw->nic_type = athr_l2c;
  578. break;
  579. case PCI_DEVICE_ID_ATTANSIC_L1C:
  580. hw->nic_type = athr_l1c;
  581. break;
  582. case PCI_DEVICE_ID_ATHEROS_L2C_B:
  583. hw->nic_type = athr_l2c_b;
  584. break;
  585. case PCI_DEVICE_ID_ATHEROS_L2C_B2:
  586. hw->nic_type = athr_l2c_b2;
  587. break;
  588. case PCI_DEVICE_ID_ATHEROS_L1D:
  589. hw->nic_type = athr_l1d;
  590. break;
  591. case PCI_DEVICE_ID_ATHEROS_L1D_2_0:
  592. hw->nic_type = athr_l1d_2;
  593. break;
  594. default:
  595. break;
  596. }
  597. }
  598. static int atl1c_setup_mac_funcs(struct atl1c_hw *hw)
  599. {
  600. u32 link_ctrl_data;
  601. atl1c_set_mac_type(hw);
  602. AT_READ_REG(hw, REG_LINK_CTRL, &link_ctrl_data);
  603. hw->ctrl_flags = ATL1C_INTR_MODRT_ENABLE |
  604. ATL1C_TXQ_MODE_ENHANCE;
  605. hw->ctrl_flags |= ATL1C_ASPM_L0S_SUPPORT |
  606. ATL1C_ASPM_L1_SUPPORT;
  607. hw->ctrl_flags |= ATL1C_ASPM_CTRL_MON;
  608. if (hw->nic_type == athr_l1c ||
  609. hw->nic_type == athr_l1d ||
  610. hw->nic_type == athr_l1d_2)
  611. hw->link_cap_flags |= ATL1C_LINK_CAP_1000M;
  612. return 0;
  613. }
  614. struct atl1c_platform_patch {
  615. u16 pci_did;
  616. u8 pci_revid;
  617. u16 subsystem_vid;
  618. u16 subsystem_did;
  619. u32 patch_flag;
  620. #define ATL1C_LINK_PATCH 0x1
  621. };
  622. static const struct atl1c_platform_patch plats[] = {
  623. {0x2060, 0xC1, 0x1019, 0x8152, 0x1},
  624. {0x2060, 0xC1, 0x1019, 0x2060, 0x1},
  625. {0x2060, 0xC1, 0x1019, 0xE000, 0x1},
  626. {0x2062, 0xC0, 0x1019, 0x8152, 0x1},
  627. {0x2062, 0xC0, 0x1019, 0x2062, 0x1},
  628. {0x2062, 0xC0, 0x1458, 0xE000, 0x1},
  629. {0x2062, 0xC1, 0x1019, 0x8152, 0x1},
  630. {0x2062, 0xC1, 0x1019, 0x2062, 0x1},
  631. {0x2062, 0xC1, 0x1458, 0xE000, 0x1},
  632. {0x2062, 0xC1, 0x1565, 0x2802, 0x1},
  633. {0x2062, 0xC1, 0x1565, 0x2801, 0x1},
  634. {0x1073, 0xC0, 0x1019, 0x8151, 0x1},
  635. {0x1073, 0xC0, 0x1019, 0x1073, 0x1},
  636. {0x1073, 0xC0, 0x1458, 0xE000, 0x1},
  637. {0x1083, 0xC0, 0x1458, 0xE000, 0x1},
  638. {0x1083, 0xC0, 0x1019, 0x8151, 0x1},
  639. {0x1083, 0xC0, 0x1019, 0x1083, 0x1},
  640. {0x1083, 0xC0, 0x1462, 0x7680, 0x1},
  641. {0x1083, 0xC0, 0x1565, 0x2803, 0x1},
  642. {0},
  643. };
  644. static void atl1c_patch_assign(struct atl1c_hw *hw)
  645. {
  646. struct pci_dev *pdev = hw->adapter->pdev;
  647. u32 misc_ctrl;
  648. int i = 0;
  649. hw->msi_lnkpatch = false;
  650. while (plats[i].pci_did != 0) {
  651. if (plats[i].pci_did == hw->device_id &&
  652. plats[i].pci_revid == hw->revision_id &&
  653. plats[i].subsystem_vid == hw->subsystem_vendor_id &&
  654. plats[i].subsystem_did == hw->subsystem_id) {
  655. if (plats[i].patch_flag & ATL1C_LINK_PATCH)
  656. hw->msi_lnkpatch = true;
  657. }
  658. i++;
  659. }
  660. if (hw->device_id == PCI_DEVICE_ID_ATHEROS_L2C_B2 &&
  661. hw->revision_id == L2CB_V21) {
  662. /* config access mode */
  663. pci_write_config_dword(pdev, REG_PCIE_IND_ACC_ADDR,
  664. REG_PCIE_DEV_MISC_CTRL);
  665. pci_read_config_dword(pdev, REG_PCIE_IND_ACC_DATA, &misc_ctrl);
  666. misc_ctrl &= ~0x100;
  667. pci_write_config_dword(pdev, REG_PCIE_IND_ACC_ADDR,
  668. REG_PCIE_DEV_MISC_CTRL);
  669. pci_write_config_dword(pdev, REG_PCIE_IND_ACC_DATA, misc_ctrl);
  670. }
  671. }
  672. /**
  673. * atl1c_sw_init - Initialize general software structures (struct atl1c_adapter)
  674. * @adapter: board private structure to initialize
  675. *
  676. * atl1c_sw_init initializes the Adapter private data structure.
  677. * Fields are initialized based on PCI device information and
  678. * OS network device settings (MTU size).
  679. */
  680. static int atl1c_sw_init(struct atl1c_adapter *adapter)
  681. {
  682. struct atl1c_hw *hw = &adapter->hw;
  683. struct pci_dev *pdev = adapter->pdev;
  684. u32 revision;
  685. adapter->wol = 0;
  686. device_set_wakeup_enable(&pdev->dev, false);
  687. adapter->link_speed = SPEED_0;
  688. adapter->link_duplex = FULL_DUPLEX;
  689. adapter->tpd_ring[0].count = 1024;
  690. adapter->rfd_ring.count = 512;
  691. hw->vendor_id = pdev->vendor;
  692. hw->device_id = pdev->device;
  693. hw->subsystem_vendor_id = pdev->subsystem_vendor;
  694. hw->subsystem_id = pdev->subsystem_device;
  695. pci_read_config_dword(pdev, PCI_CLASS_REVISION, &revision);
  696. hw->revision_id = revision & 0xFF;
  697. /* before link up, we assume hibernate is true */
  698. hw->hibernate = true;
  699. hw->media_type = MEDIA_TYPE_AUTO_SENSOR;
  700. if (atl1c_setup_mac_funcs(hw) != 0) {
  701. dev_err(&pdev->dev, "set mac function pointers failed\n");
  702. return -1;
  703. }
  704. atl1c_patch_assign(hw);
  705. hw->intr_mask = IMR_NORMAL_MASK;
  706. hw->phy_configured = false;
  707. hw->preamble_len = 7;
  708. hw->max_frame_size = adapter->netdev->mtu;
  709. hw->autoneg_advertised = ADVERTISED_Autoneg;
  710. hw->indirect_tab = 0xE4E4E4E4;
  711. hw->base_cpu = 0;
  712. hw->ict = 50000; /* 100ms */
  713. hw->smb_timer = 200000; /* 400ms */
  714. hw->rx_imt = 200;
  715. hw->tx_imt = 1000;
  716. hw->tpd_burst = 5;
  717. hw->rfd_burst = 8;
  718. hw->dma_order = atl1c_dma_ord_out;
  719. hw->dmar_block = atl1c_dma_req_1024;
  720. if (atl1c_alloc_queues(adapter)) {
  721. dev_err(&pdev->dev, "Unable to allocate memory for queues\n");
  722. return -ENOMEM;
  723. }
  724. /* TODO */
  725. atl1c_set_rxbufsize(adapter, adapter->netdev);
  726. atomic_set(&adapter->irq_sem, 1);
  727. spin_lock_init(&adapter->mdio_lock);
  728. spin_lock_init(&adapter->tx_lock);
  729. set_bit(__AT_DOWN, &adapter->flags);
  730. return 0;
  731. }
  732. static inline void atl1c_clean_buffer(struct pci_dev *pdev,
  733. struct atl1c_buffer *buffer_info)
  734. {
  735. u16 pci_driection;
  736. if (buffer_info->flags & ATL1C_BUFFER_FREE)
  737. return;
  738. if (buffer_info->dma) {
  739. if (buffer_info->flags & ATL1C_PCIMAP_FROMDEVICE)
  740. pci_driection = PCI_DMA_FROMDEVICE;
  741. else
  742. pci_driection = PCI_DMA_TODEVICE;
  743. if (buffer_info->flags & ATL1C_PCIMAP_SINGLE)
  744. pci_unmap_single(pdev, buffer_info->dma,
  745. buffer_info->length, pci_driection);
  746. else if (buffer_info->flags & ATL1C_PCIMAP_PAGE)
  747. pci_unmap_page(pdev, buffer_info->dma,
  748. buffer_info->length, pci_driection);
  749. }
  750. if (buffer_info->skb)
  751. dev_consume_skb_any(buffer_info->skb);
  752. buffer_info->dma = 0;
  753. buffer_info->skb = NULL;
  754. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_FREE);
  755. }
  756. /**
  757. * atl1c_clean_tx_ring - Free Tx-skb
  758. * @adapter: board private structure
  759. */
  760. static void atl1c_clean_tx_ring(struct atl1c_adapter *adapter,
  761. enum atl1c_trans_queue type)
  762. {
  763. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  764. struct atl1c_buffer *buffer_info;
  765. struct pci_dev *pdev = adapter->pdev;
  766. u16 index, ring_count;
  767. ring_count = tpd_ring->count;
  768. for (index = 0; index < ring_count; index++) {
  769. buffer_info = &tpd_ring->buffer_info[index];
  770. atl1c_clean_buffer(pdev, buffer_info);
  771. }
  772. netdev_reset_queue(adapter->netdev);
  773. /* Zero out Tx-buffers */
  774. memset(tpd_ring->desc, 0, sizeof(struct atl1c_tpd_desc) *
  775. ring_count);
  776. atomic_set(&tpd_ring->next_to_clean, 0);
  777. tpd_ring->next_to_use = 0;
  778. }
  779. /**
  780. * atl1c_clean_rx_ring - Free rx-reservation skbs
  781. * @adapter: board private structure
  782. */
  783. static void atl1c_clean_rx_ring(struct atl1c_adapter *adapter)
  784. {
  785. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  786. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  787. struct atl1c_buffer *buffer_info;
  788. struct pci_dev *pdev = adapter->pdev;
  789. int j;
  790. for (j = 0; j < rfd_ring->count; j++) {
  791. buffer_info = &rfd_ring->buffer_info[j];
  792. atl1c_clean_buffer(pdev, buffer_info);
  793. }
  794. /* zero out the descriptor ring */
  795. memset(rfd_ring->desc, 0, rfd_ring->size);
  796. rfd_ring->next_to_clean = 0;
  797. rfd_ring->next_to_use = 0;
  798. rrd_ring->next_to_use = 0;
  799. rrd_ring->next_to_clean = 0;
  800. }
  801. /*
  802. * Read / Write Ptr Initialize:
  803. */
  804. static void atl1c_init_ring_ptrs(struct atl1c_adapter *adapter)
  805. {
  806. struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
  807. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  808. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  809. struct atl1c_buffer *buffer_info;
  810. int i, j;
  811. for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
  812. tpd_ring[i].next_to_use = 0;
  813. atomic_set(&tpd_ring[i].next_to_clean, 0);
  814. buffer_info = tpd_ring[i].buffer_info;
  815. for (j = 0; j < tpd_ring->count; j++)
  816. ATL1C_SET_BUFFER_STATE(&buffer_info[i],
  817. ATL1C_BUFFER_FREE);
  818. }
  819. rfd_ring->next_to_use = 0;
  820. rfd_ring->next_to_clean = 0;
  821. rrd_ring->next_to_use = 0;
  822. rrd_ring->next_to_clean = 0;
  823. for (j = 0; j < rfd_ring->count; j++) {
  824. buffer_info = &rfd_ring->buffer_info[j];
  825. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_FREE);
  826. }
  827. }
  828. /**
  829. * atl1c_free_ring_resources - Free Tx / RX descriptor Resources
  830. * @adapter: board private structure
  831. *
  832. * Free all transmit software resources
  833. */
  834. static void atl1c_free_ring_resources(struct atl1c_adapter *adapter)
  835. {
  836. struct pci_dev *pdev = adapter->pdev;
  837. pci_free_consistent(pdev, adapter->ring_header.size,
  838. adapter->ring_header.desc,
  839. adapter->ring_header.dma);
  840. adapter->ring_header.desc = NULL;
  841. /* Note: just free tdp_ring.buffer_info,
  842. * it contain rfd_ring.buffer_info, do not double free */
  843. if (adapter->tpd_ring[0].buffer_info) {
  844. kfree(adapter->tpd_ring[0].buffer_info);
  845. adapter->tpd_ring[0].buffer_info = NULL;
  846. }
  847. if (adapter->rx_page) {
  848. put_page(adapter->rx_page);
  849. adapter->rx_page = NULL;
  850. }
  851. }
  852. /**
  853. * atl1c_setup_mem_resources - allocate Tx / RX descriptor resources
  854. * @adapter: board private structure
  855. *
  856. * Return 0 on success, negative on failure
  857. */
  858. static int atl1c_setup_ring_resources(struct atl1c_adapter *adapter)
  859. {
  860. struct pci_dev *pdev = adapter->pdev;
  861. struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
  862. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  863. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  864. struct atl1c_ring_header *ring_header = &adapter->ring_header;
  865. int size;
  866. int i;
  867. int count = 0;
  868. int rx_desc_count = 0;
  869. u32 offset = 0;
  870. rrd_ring->count = rfd_ring->count;
  871. for (i = 1; i < AT_MAX_TRANSMIT_QUEUE; i++)
  872. tpd_ring[i].count = tpd_ring[0].count;
  873. /* 2 tpd queue, one high priority queue,
  874. * another normal priority queue */
  875. size = sizeof(struct atl1c_buffer) * (tpd_ring->count * 2 +
  876. rfd_ring->count);
  877. tpd_ring->buffer_info = kzalloc(size, GFP_KERNEL);
  878. if (unlikely(!tpd_ring->buffer_info))
  879. goto err_nomem;
  880. for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
  881. tpd_ring[i].buffer_info =
  882. (tpd_ring->buffer_info + count);
  883. count += tpd_ring[i].count;
  884. }
  885. rfd_ring->buffer_info =
  886. (tpd_ring->buffer_info + count);
  887. count += rfd_ring->count;
  888. rx_desc_count += rfd_ring->count;
  889. /*
  890. * real ring DMA buffer
  891. * each ring/block may need up to 8 bytes for alignment, hence the
  892. * additional bytes tacked onto the end.
  893. */
  894. ring_header->size = size =
  895. sizeof(struct atl1c_tpd_desc) * tpd_ring->count * 2 +
  896. sizeof(struct atl1c_rx_free_desc) * rx_desc_count +
  897. sizeof(struct atl1c_recv_ret_status) * rx_desc_count +
  898. 8 * 4;
  899. ring_header->desc = dma_zalloc_coherent(&pdev->dev, ring_header->size,
  900. &ring_header->dma, GFP_KERNEL);
  901. if (unlikely(!ring_header->desc)) {
  902. dev_err(&pdev->dev, "could not get memory for DMA buffer\n");
  903. goto err_nomem;
  904. }
  905. /* init TPD ring */
  906. tpd_ring[0].dma = roundup(ring_header->dma, 8);
  907. offset = tpd_ring[0].dma - ring_header->dma;
  908. for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
  909. tpd_ring[i].dma = ring_header->dma + offset;
  910. tpd_ring[i].desc = (u8 *) ring_header->desc + offset;
  911. tpd_ring[i].size =
  912. sizeof(struct atl1c_tpd_desc) * tpd_ring[i].count;
  913. offset += roundup(tpd_ring[i].size, 8);
  914. }
  915. /* init RFD ring */
  916. rfd_ring->dma = ring_header->dma + offset;
  917. rfd_ring->desc = (u8 *) ring_header->desc + offset;
  918. rfd_ring->size = sizeof(struct atl1c_rx_free_desc) * rfd_ring->count;
  919. offset += roundup(rfd_ring->size, 8);
  920. /* init RRD ring */
  921. rrd_ring->dma = ring_header->dma + offset;
  922. rrd_ring->desc = (u8 *) ring_header->desc + offset;
  923. rrd_ring->size = sizeof(struct atl1c_recv_ret_status) *
  924. rrd_ring->count;
  925. offset += roundup(rrd_ring->size, 8);
  926. return 0;
  927. err_nomem:
  928. kfree(tpd_ring->buffer_info);
  929. return -ENOMEM;
  930. }
  931. static void atl1c_configure_des_ring(struct atl1c_adapter *adapter)
  932. {
  933. struct atl1c_hw *hw = &adapter->hw;
  934. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  935. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  936. struct atl1c_tpd_ring *tpd_ring = (struct atl1c_tpd_ring *)
  937. adapter->tpd_ring;
  938. /* TPD */
  939. AT_WRITE_REG(hw, REG_TX_BASE_ADDR_HI,
  940. (u32)((tpd_ring[atl1c_trans_normal].dma &
  941. AT_DMA_HI_ADDR_MASK) >> 32));
  942. /* just enable normal priority TX queue */
  943. AT_WRITE_REG(hw, REG_TPD_PRI0_ADDR_LO,
  944. (u32)(tpd_ring[atl1c_trans_normal].dma &
  945. AT_DMA_LO_ADDR_MASK));
  946. AT_WRITE_REG(hw, REG_TPD_PRI1_ADDR_LO,
  947. (u32)(tpd_ring[atl1c_trans_high].dma &
  948. AT_DMA_LO_ADDR_MASK));
  949. AT_WRITE_REG(hw, REG_TPD_RING_SIZE,
  950. (u32)(tpd_ring[0].count & TPD_RING_SIZE_MASK));
  951. /* RFD */
  952. AT_WRITE_REG(hw, REG_RX_BASE_ADDR_HI,
  953. (u32)((rfd_ring->dma & AT_DMA_HI_ADDR_MASK) >> 32));
  954. AT_WRITE_REG(hw, REG_RFD0_HEAD_ADDR_LO,
  955. (u32)(rfd_ring->dma & AT_DMA_LO_ADDR_MASK));
  956. AT_WRITE_REG(hw, REG_RFD_RING_SIZE,
  957. rfd_ring->count & RFD_RING_SIZE_MASK);
  958. AT_WRITE_REG(hw, REG_RX_BUF_SIZE,
  959. adapter->rx_buffer_len & RX_BUF_SIZE_MASK);
  960. /* RRD */
  961. AT_WRITE_REG(hw, REG_RRD0_HEAD_ADDR_LO,
  962. (u32)(rrd_ring->dma & AT_DMA_LO_ADDR_MASK));
  963. AT_WRITE_REG(hw, REG_RRD_RING_SIZE,
  964. (rrd_ring->count & RRD_RING_SIZE_MASK));
  965. if (hw->nic_type == athr_l2c_b) {
  966. AT_WRITE_REG(hw, REG_SRAM_RXF_LEN, 0x02a0L);
  967. AT_WRITE_REG(hw, REG_SRAM_TXF_LEN, 0x0100L);
  968. AT_WRITE_REG(hw, REG_SRAM_RXF_ADDR, 0x029f0000L);
  969. AT_WRITE_REG(hw, REG_SRAM_RFD0_INFO, 0x02bf02a0L);
  970. AT_WRITE_REG(hw, REG_SRAM_TXF_ADDR, 0x03bf02c0L);
  971. AT_WRITE_REG(hw, REG_SRAM_TRD_ADDR, 0x03df03c0L);
  972. AT_WRITE_REG(hw, REG_TXF_WATER_MARK, 0); /* TX watermark, to enter l1 state.*/
  973. AT_WRITE_REG(hw, REG_RXD_DMA_CTRL, 0); /* RXD threshold.*/
  974. }
  975. /* Load all of base address above */
  976. AT_WRITE_REG(hw, REG_LOAD_PTR, 1);
  977. }
  978. static void atl1c_configure_tx(struct atl1c_adapter *adapter)
  979. {
  980. struct atl1c_hw *hw = &adapter->hw;
  981. int max_pay_load;
  982. u16 tx_offload_thresh;
  983. u32 txq_ctrl_data;
  984. tx_offload_thresh = MAX_TSO_FRAME_SIZE;
  985. AT_WRITE_REG(hw, REG_TX_TSO_OFFLOAD_THRESH,
  986. (tx_offload_thresh >> 3) & TX_TSO_OFFLOAD_THRESH_MASK);
  987. max_pay_load = pcie_get_readrq(adapter->pdev) >> 8;
  988. hw->dmar_block = min_t(u32, max_pay_load, hw->dmar_block);
  989. /*
  990. * if BIOS had changed the dam-read-max-length to an invalid value,
  991. * restore it to default value
  992. */
  993. if (hw->dmar_block < DEVICE_CTRL_MAXRRS_MIN) {
  994. pcie_set_readrq(adapter->pdev, 128 << DEVICE_CTRL_MAXRRS_MIN);
  995. hw->dmar_block = DEVICE_CTRL_MAXRRS_MIN;
  996. }
  997. txq_ctrl_data =
  998. hw->nic_type == athr_l2c_b || hw->nic_type == athr_l2c_b2 ?
  999. L2CB_TXQ_CFGV : L1C_TXQ_CFGV;
  1000. AT_WRITE_REG(hw, REG_TXQ_CTRL, txq_ctrl_data);
  1001. }
  1002. static void atl1c_configure_rx(struct atl1c_adapter *adapter)
  1003. {
  1004. struct atl1c_hw *hw = &adapter->hw;
  1005. u32 rxq_ctrl_data;
  1006. rxq_ctrl_data = (hw->rfd_burst & RXQ_RFD_BURST_NUM_MASK) <<
  1007. RXQ_RFD_BURST_NUM_SHIFT;
  1008. if (hw->ctrl_flags & ATL1C_RX_IPV6_CHKSUM)
  1009. rxq_ctrl_data |= IPV6_CHKSUM_CTRL_EN;
  1010. /* aspm for gigabit */
  1011. if (hw->nic_type != athr_l1d_2 && (hw->device_id & 1) != 0)
  1012. rxq_ctrl_data = FIELD_SETX(rxq_ctrl_data, ASPM_THRUPUT_LIMIT,
  1013. ASPM_THRUPUT_LIMIT_100M);
  1014. AT_WRITE_REG(hw, REG_RXQ_CTRL, rxq_ctrl_data);
  1015. }
  1016. static void atl1c_configure_dma(struct atl1c_adapter *adapter)
  1017. {
  1018. struct atl1c_hw *hw = &adapter->hw;
  1019. u32 dma_ctrl_data;
  1020. dma_ctrl_data = FIELDX(DMA_CTRL_RORDER_MODE, DMA_CTRL_RORDER_MODE_OUT) |
  1021. DMA_CTRL_RREQ_PRI_DATA |
  1022. FIELDX(DMA_CTRL_RREQ_BLEN, hw->dmar_block) |
  1023. FIELDX(DMA_CTRL_WDLY_CNT, DMA_CTRL_WDLY_CNT_DEF) |
  1024. FIELDX(DMA_CTRL_RDLY_CNT, DMA_CTRL_RDLY_CNT_DEF);
  1025. AT_WRITE_REG(hw, REG_DMA_CTRL, dma_ctrl_data);
  1026. }
  1027. /*
  1028. * Stop the mac, transmit and receive units
  1029. * hw - Struct containing variables accessed by shared code
  1030. * return : 0 or idle status (if error)
  1031. */
  1032. static int atl1c_stop_mac(struct atl1c_hw *hw)
  1033. {
  1034. u32 data;
  1035. AT_READ_REG(hw, REG_RXQ_CTRL, &data);
  1036. data &= ~RXQ_CTRL_EN;
  1037. AT_WRITE_REG(hw, REG_RXQ_CTRL, data);
  1038. AT_READ_REG(hw, REG_TXQ_CTRL, &data);
  1039. data &= ~TXQ_CTRL_EN;
  1040. AT_WRITE_REG(hw, REG_TXQ_CTRL, data);
  1041. atl1c_wait_until_idle(hw, IDLE_STATUS_RXQ_BUSY | IDLE_STATUS_TXQ_BUSY);
  1042. AT_READ_REG(hw, REG_MAC_CTRL, &data);
  1043. data &= ~(MAC_CTRL_TX_EN | MAC_CTRL_RX_EN);
  1044. AT_WRITE_REG(hw, REG_MAC_CTRL, data);
  1045. return (int)atl1c_wait_until_idle(hw,
  1046. IDLE_STATUS_TXMAC_BUSY | IDLE_STATUS_RXMAC_BUSY);
  1047. }
  1048. static void atl1c_start_mac(struct atl1c_adapter *adapter)
  1049. {
  1050. struct atl1c_hw *hw = &adapter->hw;
  1051. u32 mac, txq, rxq;
  1052. hw->mac_duplex = adapter->link_duplex == FULL_DUPLEX ? true : false;
  1053. hw->mac_speed = adapter->link_speed == SPEED_1000 ?
  1054. atl1c_mac_speed_1000 : atl1c_mac_speed_10_100;
  1055. AT_READ_REG(hw, REG_TXQ_CTRL, &txq);
  1056. AT_READ_REG(hw, REG_RXQ_CTRL, &rxq);
  1057. AT_READ_REG(hw, REG_MAC_CTRL, &mac);
  1058. txq |= TXQ_CTRL_EN;
  1059. rxq |= RXQ_CTRL_EN;
  1060. mac |= MAC_CTRL_TX_EN | MAC_CTRL_TX_FLOW |
  1061. MAC_CTRL_RX_EN | MAC_CTRL_RX_FLOW |
  1062. MAC_CTRL_ADD_CRC | MAC_CTRL_PAD |
  1063. MAC_CTRL_BC_EN | MAC_CTRL_SINGLE_PAUSE_EN |
  1064. MAC_CTRL_HASH_ALG_CRC32;
  1065. if (hw->mac_duplex)
  1066. mac |= MAC_CTRL_DUPLX;
  1067. else
  1068. mac &= ~MAC_CTRL_DUPLX;
  1069. mac = FIELD_SETX(mac, MAC_CTRL_SPEED, hw->mac_speed);
  1070. mac = FIELD_SETX(mac, MAC_CTRL_PRMLEN, hw->preamble_len);
  1071. AT_WRITE_REG(hw, REG_TXQ_CTRL, txq);
  1072. AT_WRITE_REG(hw, REG_RXQ_CTRL, rxq);
  1073. AT_WRITE_REG(hw, REG_MAC_CTRL, mac);
  1074. }
  1075. /*
  1076. * Reset the transmit and receive units; mask and clear all interrupts.
  1077. * hw - Struct containing variables accessed by shared code
  1078. * return : 0 or idle status (if error)
  1079. */
  1080. static int atl1c_reset_mac(struct atl1c_hw *hw)
  1081. {
  1082. struct atl1c_adapter *adapter = hw->adapter;
  1083. struct pci_dev *pdev = adapter->pdev;
  1084. u32 ctrl_data = 0;
  1085. atl1c_stop_mac(hw);
  1086. /*
  1087. * Issue Soft Reset to the MAC. This will reset the chip's
  1088. * transmit, receive, DMA. It will not effect
  1089. * the current PCI configuration. The global reset bit is self-
  1090. * clearing, and should clear within a microsecond.
  1091. */
  1092. AT_READ_REG(hw, REG_MASTER_CTRL, &ctrl_data);
  1093. ctrl_data |= MASTER_CTRL_OOB_DIS;
  1094. AT_WRITE_REG(hw, REG_MASTER_CTRL, ctrl_data | MASTER_CTRL_SOFT_RST);
  1095. AT_WRITE_FLUSH(hw);
  1096. msleep(10);
  1097. /* Wait at least 10ms for All module to be Idle */
  1098. if (atl1c_wait_until_idle(hw, IDLE_STATUS_MASK)) {
  1099. dev_err(&pdev->dev,
  1100. "MAC state machine can't be idle since"
  1101. " disabled for 10ms second\n");
  1102. return -1;
  1103. }
  1104. AT_WRITE_REG(hw, REG_MASTER_CTRL, ctrl_data);
  1105. /* driver control speed/duplex */
  1106. AT_READ_REG(hw, REG_MAC_CTRL, &ctrl_data);
  1107. AT_WRITE_REG(hw, REG_MAC_CTRL, ctrl_data | MAC_CTRL_SPEED_MODE_SW);
  1108. /* clk switch setting */
  1109. AT_READ_REG(hw, REG_SERDES, &ctrl_data);
  1110. switch (hw->nic_type) {
  1111. case athr_l2c_b:
  1112. ctrl_data &= ~(SERDES_PHY_CLK_SLOWDOWN |
  1113. SERDES_MAC_CLK_SLOWDOWN);
  1114. AT_WRITE_REG(hw, REG_SERDES, ctrl_data);
  1115. break;
  1116. case athr_l2c_b2:
  1117. case athr_l1d_2:
  1118. ctrl_data |= SERDES_PHY_CLK_SLOWDOWN | SERDES_MAC_CLK_SLOWDOWN;
  1119. AT_WRITE_REG(hw, REG_SERDES, ctrl_data);
  1120. break;
  1121. default:
  1122. break;
  1123. }
  1124. return 0;
  1125. }
  1126. static void atl1c_disable_l0s_l1(struct atl1c_hw *hw)
  1127. {
  1128. u16 ctrl_flags = hw->ctrl_flags;
  1129. hw->ctrl_flags &= ~(ATL1C_ASPM_L0S_SUPPORT | ATL1C_ASPM_L1_SUPPORT);
  1130. atl1c_set_aspm(hw, SPEED_0);
  1131. hw->ctrl_flags = ctrl_flags;
  1132. }
  1133. /*
  1134. * Set ASPM state.
  1135. * Enable/disable L0s/L1 depend on link state.
  1136. */
  1137. static void atl1c_set_aspm(struct atl1c_hw *hw, u16 link_speed)
  1138. {
  1139. u32 pm_ctrl_data;
  1140. u32 link_l1_timer;
  1141. AT_READ_REG(hw, REG_PM_CTRL, &pm_ctrl_data);
  1142. pm_ctrl_data &= ~(PM_CTRL_ASPM_L1_EN |
  1143. PM_CTRL_ASPM_L0S_EN |
  1144. PM_CTRL_MAC_ASPM_CHK);
  1145. /* L1 timer */
  1146. if (hw->nic_type == athr_l2c_b2 || hw->nic_type == athr_l1d_2) {
  1147. pm_ctrl_data &= ~PMCTRL_TXL1_AFTER_L0S;
  1148. link_l1_timer =
  1149. link_speed == SPEED_1000 || link_speed == SPEED_100 ?
  1150. L1D_PMCTRL_L1_ENTRY_TM_16US : 1;
  1151. pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
  1152. L1D_PMCTRL_L1_ENTRY_TM, link_l1_timer);
  1153. } else {
  1154. link_l1_timer = hw->nic_type == athr_l2c_b ?
  1155. L2CB1_PM_CTRL_L1_ENTRY_TM : L1C_PM_CTRL_L1_ENTRY_TM;
  1156. if (link_speed != SPEED_1000 && link_speed != SPEED_100)
  1157. link_l1_timer = 1;
  1158. pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
  1159. PM_CTRL_L1_ENTRY_TIMER, link_l1_timer);
  1160. }
  1161. /* L0S/L1 enable */
  1162. if ((hw->ctrl_flags & ATL1C_ASPM_L0S_SUPPORT) && link_speed != SPEED_0)
  1163. pm_ctrl_data |= PM_CTRL_ASPM_L0S_EN | PM_CTRL_MAC_ASPM_CHK;
  1164. if (hw->ctrl_flags & ATL1C_ASPM_L1_SUPPORT)
  1165. pm_ctrl_data |= PM_CTRL_ASPM_L1_EN | PM_CTRL_MAC_ASPM_CHK;
  1166. /* l2cb & l1d & l2cb2 & l1d2 */
  1167. if (hw->nic_type == athr_l2c_b || hw->nic_type == athr_l1d ||
  1168. hw->nic_type == athr_l2c_b2 || hw->nic_type == athr_l1d_2) {
  1169. pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
  1170. PM_CTRL_PM_REQ_TIMER, PM_CTRL_PM_REQ_TO_DEF);
  1171. pm_ctrl_data |= PM_CTRL_RCVR_WT_TIMER |
  1172. PM_CTRL_SERDES_PD_EX_L1 |
  1173. PM_CTRL_CLK_SWH_L1;
  1174. pm_ctrl_data &= ~(PM_CTRL_SERDES_L1_EN |
  1175. PM_CTRL_SERDES_PLL_L1_EN |
  1176. PM_CTRL_SERDES_BUFS_RX_L1_EN |
  1177. PM_CTRL_SA_DLY_EN |
  1178. PM_CTRL_HOTRST);
  1179. /* disable l0s if link down or l2cb */
  1180. if (link_speed == SPEED_0 || hw->nic_type == athr_l2c_b)
  1181. pm_ctrl_data &= ~PM_CTRL_ASPM_L0S_EN;
  1182. } else { /* l1c */
  1183. pm_ctrl_data =
  1184. FIELD_SETX(pm_ctrl_data, PM_CTRL_L1_ENTRY_TIMER, 0);
  1185. if (link_speed != SPEED_0) {
  1186. pm_ctrl_data |= PM_CTRL_SERDES_L1_EN |
  1187. PM_CTRL_SERDES_PLL_L1_EN |
  1188. PM_CTRL_SERDES_BUFS_RX_L1_EN;
  1189. pm_ctrl_data &= ~(PM_CTRL_SERDES_PD_EX_L1 |
  1190. PM_CTRL_CLK_SWH_L1 |
  1191. PM_CTRL_ASPM_L0S_EN |
  1192. PM_CTRL_ASPM_L1_EN);
  1193. } else { /* link down */
  1194. pm_ctrl_data |= PM_CTRL_CLK_SWH_L1;
  1195. pm_ctrl_data &= ~(PM_CTRL_SERDES_L1_EN |
  1196. PM_CTRL_SERDES_PLL_L1_EN |
  1197. PM_CTRL_SERDES_BUFS_RX_L1_EN |
  1198. PM_CTRL_ASPM_L0S_EN);
  1199. }
  1200. }
  1201. AT_WRITE_REG(hw, REG_PM_CTRL, pm_ctrl_data);
  1202. return;
  1203. }
  1204. /**
  1205. * atl1c_configure - Configure Transmit&Receive Unit after Reset
  1206. * @adapter: board private structure
  1207. *
  1208. * Configure the Tx /Rx unit of the MAC after a reset.
  1209. */
  1210. static int atl1c_configure_mac(struct atl1c_adapter *adapter)
  1211. {
  1212. struct atl1c_hw *hw = &adapter->hw;
  1213. u32 master_ctrl_data = 0;
  1214. u32 intr_modrt_data;
  1215. u32 data;
  1216. AT_READ_REG(hw, REG_MASTER_CTRL, &master_ctrl_data);
  1217. master_ctrl_data &= ~(MASTER_CTRL_TX_ITIMER_EN |
  1218. MASTER_CTRL_RX_ITIMER_EN |
  1219. MASTER_CTRL_INT_RDCLR);
  1220. /* clear interrupt status */
  1221. AT_WRITE_REG(hw, REG_ISR, 0xFFFFFFFF);
  1222. /* Clear any WOL status */
  1223. AT_WRITE_REG(hw, REG_WOL_CTRL, 0);
  1224. /* set Interrupt Clear Timer
  1225. * HW will enable self to assert interrupt event to system after
  1226. * waiting x-time for software to notify it accept interrupt.
  1227. */
  1228. data = CLK_GATING_EN_ALL;
  1229. if (hw->ctrl_flags & ATL1C_CLK_GATING_EN) {
  1230. if (hw->nic_type == athr_l2c_b)
  1231. data &= ~CLK_GATING_RXMAC_EN;
  1232. } else
  1233. data = 0;
  1234. AT_WRITE_REG(hw, REG_CLK_GATING_CTRL, data);
  1235. AT_WRITE_REG(hw, REG_INT_RETRIG_TIMER,
  1236. hw->ict & INT_RETRIG_TIMER_MASK);
  1237. atl1c_configure_des_ring(adapter);
  1238. if (hw->ctrl_flags & ATL1C_INTR_MODRT_ENABLE) {
  1239. intr_modrt_data = (hw->tx_imt & IRQ_MODRT_TIMER_MASK) <<
  1240. IRQ_MODRT_TX_TIMER_SHIFT;
  1241. intr_modrt_data |= (hw->rx_imt & IRQ_MODRT_TIMER_MASK) <<
  1242. IRQ_MODRT_RX_TIMER_SHIFT;
  1243. AT_WRITE_REG(hw, REG_IRQ_MODRT_TIMER_INIT, intr_modrt_data);
  1244. master_ctrl_data |=
  1245. MASTER_CTRL_TX_ITIMER_EN | MASTER_CTRL_RX_ITIMER_EN;
  1246. }
  1247. if (hw->ctrl_flags & ATL1C_INTR_CLEAR_ON_READ)
  1248. master_ctrl_data |= MASTER_CTRL_INT_RDCLR;
  1249. master_ctrl_data |= MASTER_CTRL_SA_TIMER_EN;
  1250. AT_WRITE_REG(hw, REG_MASTER_CTRL, master_ctrl_data);
  1251. AT_WRITE_REG(hw, REG_SMB_STAT_TIMER,
  1252. hw->smb_timer & SMB_STAT_TIMER_MASK);
  1253. /* set MTU */
  1254. AT_WRITE_REG(hw, REG_MTU, hw->max_frame_size + ETH_HLEN +
  1255. VLAN_HLEN + ETH_FCS_LEN);
  1256. atl1c_configure_tx(adapter);
  1257. atl1c_configure_rx(adapter);
  1258. atl1c_configure_dma(adapter);
  1259. return 0;
  1260. }
  1261. static int atl1c_configure(struct atl1c_adapter *adapter)
  1262. {
  1263. struct net_device *netdev = adapter->netdev;
  1264. int num;
  1265. atl1c_init_ring_ptrs(adapter);
  1266. atl1c_set_multi(netdev);
  1267. atl1c_restore_vlan(adapter);
  1268. num = atl1c_alloc_rx_buffer(adapter);
  1269. if (unlikely(num == 0))
  1270. return -ENOMEM;
  1271. if (atl1c_configure_mac(adapter))
  1272. return -EIO;
  1273. return 0;
  1274. }
  1275. static void atl1c_update_hw_stats(struct atl1c_adapter *adapter)
  1276. {
  1277. u16 hw_reg_addr = 0;
  1278. unsigned long *stats_item = NULL;
  1279. u32 data;
  1280. /* update rx status */
  1281. hw_reg_addr = REG_MAC_RX_STATUS_BIN;
  1282. stats_item = &adapter->hw_stats.rx_ok;
  1283. while (hw_reg_addr <= REG_MAC_RX_STATUS_END) {
  1284. AT_READ_REG(&adapter->hw, hw_reg_addr, &data);
  1285. *stats_item += data;
  1286. stats_item++;
  1287. hw_reg_addr += 4;
  1288. }
  1289. /* update tx status */
  1290. hw_reg_addr = REG_MAC_TX_STATUS_BIN;
  1291. stats_item = &adapter->hw_stats.tx_ok;
  1292. while (hw_reg_addr <= REG_MAC_TX_STATUS_END) {
  1293. AT_READ_REG(&adapter->hw, hw_reg_addr, &data);
  1294. *stats_item += data;
  1295. stats_item++;
  1296. hw_reg_addr += 4;
  1297. }
  1298. }
  1299. /**
  1300. * atl1c_get_stats - Get System Network Statistics
  1301. * @netdev: network interface device structure
  1302. *
  1303. * Returns the address of the device statistics structure.
  1304. * The statistics are actually updated from the timer callback.
  1305. */
  1306. static struct net_device_stats *atl1c_get_stats(struct net_device *netdev)
  1307. {
  1308. struct atl1c_adapter *adapter = netdev_priv(netdev);
  1309. struct atl1c_hw_stats *hw_stats = &adapter->hw_stats;
  1310. struct net_device_stats *net_stats = &netdev->stats;
  1311. atl1c_update_hw_stats(adapter);
  1312. net_stats->rx_bytes = hw_stats->rx_byte_cnt;
  1313. net_stats->tx_bytes = hw_stats->tx_byte_cnt;
  1314. net_stats->multicast = hw_stats->rx_mcast;
  1315. net_stats->collisions = hw_stats->tx_1_col +
  1316. hw_stats->tx_2_col +
  1317. hw_stats->tx_late_col +
  1318. hw_stats->tx_abort_col;
  1319. net_stats->rx_errors = hw_stats->rx_frag +
  1320. hw_stats->rx_fcs_err +
  1321. hw_stats->rx_len_err +
  1322. hw_stats->rx_sz_ov +
  1323. hw_stats->rx_rrd_ov +
  1324. hw_stats->rx_align_err +
  1325. hw_stats->rx_rxf_ov;
  1326. net_stats->rx_fifo_errors = hw_stats->rx_rxf_ov;
  1327. net_stats->rx_length_errors = hw_stats->rx_len_err;
  1328. net_stats->rx_crc_errors = hw_stats->rx_fcs_err;
  1329. net_stats->rx_frame_errors = hw_stats->rx_align_err;
  1330. net_stats->rx_dropped = hw_stats->rx_rrd_ov;
  1331. net_stats->tx_errors = hw_stats->tx_late_col +
  1332. hw_stats->tx_abort_col +
  1333. hw_stats->tx_underrun +
  1334. hw_stats->tx_trunc;
  1335. net_stats->tx_fifo_errors = hw_stats->tx_underrun;
  1336. net_stats->tx_aborted_errors = hw_stats->tx_abort_col;
  1337. net_stats->tx_window_errors = hw_stats->tx_late_col;
  1338. net_stats->rx_packets = hw_stats->rx_ok + net_stats->rx_errors;
  1339. net_stats->tx_packets = hw_stats->tx_ok + net_stats->tx_errors;
  1340. return net_stats;
  1341. }
  1342. static inline void atl1c_clear_phy_int(struct atl1c_adapter *adapter)
  1343. {
  1344. u16 phy_data;
  1345. spin_lock(&adapter->mdio_lock);
  1346. atl1c_read_phy_reg(&adapter->hw, MII_ISR, &phy_data);
  1347. spin_unlock(&adapter->mdio_lock);
  1348. }
  1349. static bool atl1c_clean_tx_irq(struct atl1c_adapter *adapter,
  1350. enum atl1c_trans_queue type)
  1351. {
  1352. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  1353. struct atl1c_buffer *buffer_info;
  1354. struct pci_dev *pdev = adapter->pdev;
  1355. u16 next_to_clean = atomic_read(&tpd_ring->next_to_clean);
  1356. u16 hw_next_to_clean;
  1357. u16 reg;
  1358. unsigned int total_bytes = 0, total_packets = 0;
  1359. reg = type == atl1c_trans_high ? REG_TPD_PRI1_CIDX : REG_TPD_PRI0_CIDX;
  1360. AT_READ_REGW(&adapter->hw, reg, &hw_next_to_clean);
  1361. while (next_to_clean != hw_next_to_clean) {
  1362. buffer_info = &tpd_ring->buffer_info[next_to_clean];
  1363. if (buffer_info->skb) {
  1364. total_bytes += buffer_info->skb->len;
  1365. total_packets++;
  1366. }
  1367. atl1c_clean_buffer(pdev, buffer_info);
  1368. if (++next_to_clean == tpd_ring->count)
  1369. next_to_clean = 0;
  1370. atomic_set(&tpd_ring->next_to_clean, next_to_clean);
  1371. }
  1372. netdev_completed_queue(adapter->netdev, total_packets, total_bytes);
  1373. if (netif_queue_stopped(adapter->netdev) &&
  1374. netif_carrier_ok(adapter->netdev)) {
  1375. netif_wake_queue(adapter->netdev);
  1376. }
  1377. return true;
  1378. }
  1379. /**
  1380. * atl1c_intr - Interrupt Handler
  1381. * @irq: interrupt number
  1382. * @data: pointer to a network interface device structure
  1383. */
  1384. static irqreturn_t atl1c_intr(int irq, void *data)
  1385. {
  1386. struct net_device *netdev = data;
  1387. struct atl1c_adapter *adapter = netdev_priv(netdev);
  1388. struct pci_dev *pdev = adapter->pdev;
  1389. struct atl1c_hw *hw = &adapter->hw;
  1390. int max_ints = AT_MAX_INT_WORK;
  1391. int handled = IRQ_NONE;
  1392. u32 status;
  1393. u32 reg_data;
  1394. do {
  1395. AT_READ_REG(hw, REG_ISR, &reg_data);
  1396. status = reg_data & hw->intr_mask;
  1397. if (status == 0 || (status & ISR_DIS_INT) != 0) {
  1398. if (max_ints != AT_MAX_INT_WORK)
  1399. handled = IRQ_HANDLED;
  1400. break;
  1401. }
  1402. /* link event */
  1403. if (status & ISR_GPHY)
  1404. atl1c_clear_phy_int(adapter);
  1405. /* Ack ISR */
  1406. AT_WRITE_REG(hw, REG_ISR, status | ISR_DIS_INT);
  1407. if (status & ISR_RX_PKT) {
  1408. if (likely(napi_schedule_prep(&adapter->napi))) {
  1409. hw->intr_mask &= ~ISR_RX_PKT;
  1410. AT_WRITE_REG(hw, REG_IMR, hw->intr_mask);
  1411. __napi_schedule(&adapter->napi);
  1412. }
  1413. }
  1414. if (status & ISR_TX_PKT)
  1415. atl1c_clean_tx_irq(adapter, atl1c_trans_normal);
  1416. handled = IRQ_HANDLED;
  1417. /* check if PCIE PHY Link down */
  1418. if (status & ISR_ERROR) {
  1419. if (netif_msg_hw(adapter))
  1420. dev_err(&pdev->dev,
  1421. "atl1c hardware error (status = 0x%x)\n",
  1422. status & ISR_ERROR);
  1423. /* reset MAC */
  1424. set_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event);
  1425. schedule_work(&adapter->common_task);
  1426. return IRQ_HANDLED;
  1427. }
  1428. if (status & ISR_OVER)
  1429. if (netif_msg_intr(adapter))
  1430. dev_warn(&pdev->dev,
  1431. "TX/RX overflow (status = 0x%x)\n",
  1432. status & ISR_OVER);
  1433. /* link event */
  1434. if (status & (ISR_GPHY | ISR_MANUAL)) {
  1435. netdev->stats.tx_carrier_errors++;
  1436. atl1c_link_chg_event(adapter);
  1437. break;
  1438. }
  1439. } while (--max_ints > 0);
  1440. /* re-enable Interrupt*/
  1441. AT_WRITE_REG(&adapter->hw, REG_ISR, 0);
  1442. return handled;
  1443. }
  1444. static inline void atl1c_rx_checksum(struct atl1c_adapter *adapter,
  1445. struct sk_buff *skb, struct atl1c_recv_ret_status *prrs)
  1446. {
  1447. /*
  1448. * The pid field in RRS in not correct sometimes, so we
  1449. * cannot figure out if the packet is fragmented or not,
  1450. * so we tell the KERNEL CHECKSUM_NONE
  1451. */
  1452. skb_checksum_none_assert(skb);
  1453. }
  1454. static struct sk_buff *atl1c_alloc_skb(struct atl1c_adapter *adapter)
  1455. {
  1456. struct sk_buff *skb;
  1457. struct page *page;
  1458. if (adapter->rx_frag_size > PAGE_SIZE)
  1459. return netdev_alloc_skb(adapter->netdev,
  1460. adapter->rx_buffer_len);
  1461. page = adapter->rx_page;
  1462. if (!page) {
  1463. adapter->rx_page = page = alloc_page(GFP_ATOMIC);
  1464. if (unlikely(!page))
  1465. return NULL;
  1466. adapter->rx_page_offset = 0;
  1467. }
  1468. skb = build_skb(page_address(page) + adapter->rx_page_offset,
  1469. adapter->rx_frag_size);
  1470. if (likely(skb)) {
  1471. skb_reserve(skb, NET_SKB_PAD);
  1472. adapter->rx_page_offset += adapter->rx_frag_size;
  1473. if (adapter->rx_page_offset >= PAGE_SIZE)
  1474. adapter->rx_page = NULL;
  1475. else
  1476. get_page(page);
  1477. }
  1478. return skb;
  1479. }
  1480. static int atl1c_alloc_rx_buffer(struct atl1c_adapter *adapter)
  1481. {
  1482. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  1483. struct pci_dev *pdev = adapter->pdev;
  1484. struct atl1c_buffer *buffer_info, *next_info;
  1485. struct sk_buff *skb;
  1486. void *vir_addr = NULL;
  1487. u16 num_alloc = 0;
  1488. u16 rfd_next_to_use, next_next;
  1489. struct atl1c_rx_free_desc *rfd_desc;
  1490. dma_addr_t mapping;
  1491. next_next = rfd_next_to_use = rfd_ring->next_to_use;
  1492. if (++next_next == rfd_ring->count)
  1493. next_next = 0;
  1494. buffer_info = &rfd_ring->buffer_info[rfd_next_to_use];
  1495. next_info = &rfd_ring->buffer_info[next_next];
  1496. while (next_info->flags & ATL1C_BUFFER_FREE) {
  1497. rfd_desc = ATL1C_RFD_DESC(rfd_ring, rfd_next_to_use);
  1498. skb = atl1c_alloc_skb(adapter);
  1499. if (unlikely(!skb)) {
  1500. if (netif_msg_rx_err(adapter))
  1501. dev_warn(&pdev->dev, "alloc rx buffer failed\n");
  1502. break;
  1503. }
  1504. /*
  1505. * Make buffer alignment 2 beyond a 16 byte boundary
  1506. * this will result in a 16 byte aligned IP header after
  1507. * the 14 byte MAC header is removed
  1508. */
  1509. vir_addr = skb->data;
  1510. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
  1511. buffer_info->skb = skb;
  1512. buffer_info->length = adapter->rx_buffer_len;
  1513. mapping = pci_map_single(pdev, vir_addr,
  1514. buffer_info->length,
  1515. PCI_DMA_FROMDEVICE);
  1516. if (unlikely(pci_dma_mapping_error(pdev, mapping))) {
  1517. dev_kfree_skb(skb);
  1518. buffer_info->skb = NULL;
  1519. buffer_info->length = 0;
  1520. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_FREE);
  1521. netif_warn(adapter, rx_err, adapter->netdev, "RX pci_map_single failed");
  1522. break;
  1523. }
  1524. buffer_info->dma = mapping;
  1525. ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
  1526. ATL1C_PCIMAP_FROMDEVICE);
  1527. rfd_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
  1528. rfd_next_to_use = next_next;
  1529. if (++next_next == rfd_ring->count)
  1530. next_next = 0;
  1531. buffer_info = &rfd_ring->buffer_info[rfd_next_to_use];
  1532. next_info = &rfd_ring->buffer_info[next_next];
  1533. num_alloc++;
  1534. }
  1535. if (num_alloc) {
  1536. /* TODO: update mailbox here */
  1537. wmb();
  1538. rfd_ring->next_to_use = rfd_next_to_use;
  1539. AT_WRITE_REG(&adapter->hw, REG_MB_RFD0_PROD_IDX,
  1540. rfd_ring->next_to_use & MB_RFDX_PROD_IDX_MASK);
  1541. }
  1542. return num_alloc;
  1543. }
  1544. static void atl1c_clean_rrd(struct atl1c_rrd_ring *rrd_ring,
  1545. struct atl1c_recv_ret_status *rrs, u16 num)
  1546. {
  1547. u16 i;
  1548. /* the relationship between rrd and rfd is one map one */
  1549. for (i = 0; i < num; i++, rrs = ATL1C_RRD_DESC(rrd_ring,
  1550. rrd_ring->next_to_clean)) {
  1551. rrs->word3 &= ~RRS_RXD_UPDATED;
  1552. if (++rrd_ring->next_to_clean == rrd_ring->count)
  1553. rrd_ring->next_to_clean = 0;
  1554. }
  1555. }
  1556. static void atl1c_clean_rfd(struct atl1c_rfd_ring *rfd_ring,
  1557. struct atl1c_recv_ret_status *rrs, u16 num)
  1558. {
  1559. u16 i;
  1560. u16 rfd_index;
  1561. struct atl1c_buffer *buffer_info = rfd_ring->buffer_info;
  1562. rfd_index = (rrs->word0 >> RRS_RX_RFD_INDEX_SHIFT) &
  1563. RRS_RX_RFD_INDEX_MASK;
  1564. for (i = 0; i < num; i++) {
  1565. buffer_info[rfd_index].skb = NULL;
  1566. ATL1C_SET_BUFFER_STATE(&buffer_info[rfd_index],
  1567. ATL1C_BUFFER_FREE);
  1568. if (++rfd_index == rfd_ring->count)
  1569. rfd_index = 0;
  1570. }
  1571. rfd_ring->next_to_clean = rfd_index;
  1572. }
  1573. static void atl1c_clean_rx_irq(struct atl1c_adapter *adapter,
  1574. int *work_done, int work_to_do)
  1575. {
  1576. u16 rfd_num, rfd_index;
  1577. u16 count = 0;
  1578. u16 length;
  1579. struct pci_dev *pdev = adapter->pdev;
  1580. struct net_device *netdev = adapter->netdev;
  1581. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  1582. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  1583. struct sk_buff *skb;
  1584. struct atl1c_recv_ret_status *rrs;
  1585. struct atl1c_buffer *buffer_info;
  1586. while (1) {
  1587. if (*work_done >= work_to_do)
  1588. break;
  1589. rrs = ATL1C_RRD_DESC(rrd_ring, rrd_ring->next_to_clean);
  1590. if (likely(RRS_RXD_IS_VALID(rrs->word3))) {
  1591. rfd_num = (rrs->word0 >> RRS_RX_RFD_CNT_SHIFT) &
  1592. RRS_RX_RFD_CNT_MASK;
  1593. if (unlikely(rfd_num != 1))
  1594. /* TODO support mul rfd*/
  1595. if (netif_msg_rx_err(adapter))
  1596. dev_warn(&pdev->dev,
  1597. "Multi rfd not support yet!\n");
  1598. goto rrs_checked;
  1599. } else {
  1600. break;
  1601. }
  1602. rrs_checked:
  1603. atl1c_clean_rrd(rrd_ring, rrs, rfd_num);
  1604. if (rrs->word3 & (RRS_RX_ERR_SUM | RRS_802_3_LEN_ERR)) {
  1605. atl1c_clean_rfd(rfd_ring, rrs, rfd_num);
  1606. if (netif_msg_rx_err(adapter))
  1607. dev_warn(&pdev->dev,
  1608. "wrong packet! rrs word3 is %x\n",
  1609. rrs->word3);
  1610. continue;
  1611. }
  1612. length = le16_to_cpu((rrs->word3 >> RRS_PKT_SIZE_SHIFT) &
  1613. RRS_PKT_SIZE_MASK);
  1614. /* Good Receive */
  1615. if (likely(rfd_num == 1)) {
  1616. rfd_index = (rrs->word0 >> RRS_RX_RFD_INDEX_SHIFT) &
  1617. RRS_RX_RFD_INDEX_MASK;
  1618. buffer_info = &rfd_ring->buffer_info[rfd_index];
  1619. pci_unmap_single(pdev, buffer_info->dma,
  1620. buffer_info->length, PCI_DMA_FROMDEVICE);
  1621. skb = buffer_info->skb;
  1622. } else {
  1623. /* TODO */
  1624. if (netif_msg_rx_err(adapter))
  1625. dev_warn(&pdev->dev,
  1626. "Multi rfd not support yet!\n");
  1627. break;
  1628. }
  1629. atl1c_clean_rfd(rfd_ring, rrs, rfd_num);
  1630. skb_put(skb, length - ETH_FCS_LEN);
  1631. skb->protocol = eth_type_trans(skb, netdev);
  1632. atl1c_rx_checksum(adapter, skb, rrs);
  1633. if (rrs->word3 & RRS_VLAN_INS) {
  1634. u16 vlan;
  1635. AT_TAG_TO_VLAN(rrs->vlan_tag, vlan);
  1636. vlan = le16_to_cpu(vlan);
  1637. __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan);
  1638. }
  1639. netif_receive_skb(skb);
  1640. (*work_done)++;
  1641. count++;
  1642. }
  1643. if (count)
  1644. atl1c_alloc_rx_buffer(adapter);
  1645. }
  1646. /**
  1647. * atl1c_clean - NAPI Rx polling callback
  1648. */
  1649. static int atl1c_clean(struct napi_struct *napi, int budget)
  1650. {
  1651. struct atl1c_adapter *adapter =
  1652. container_of(napi, struct atl1c_adapter, napi);
  1653. int work_done = 0;
  1654. /* Keep link state information with original netdev */
  1655. if (!netif_carrier_ok(adapter->netdev))
  1656. goto quit_polling;
  1657. /* just enable one RXQ */
  1658. atl1c_clean_rx_irq(adapter, &work_done, budget);
  1659. if (work_done < budget) {
  1660. quit_polling:
  1661. napi_complete(napi);
  1662. adapter->hw.intr_mask |= ISR_RX_PKT;
  1663. AT_WRITE_REG(&adapter->hw, REG_IMR, adapter->hw.intr_mask);
  1664. }
  1665. return work_done;
  1666. }
  1667. #ifdef CONFIG_NET_POLL_CONTROLLER
  1668. /*
  1669. * Polling 'interrupt' - used by things like netconsole to send skbs
  1670. * without having to re-enable interrupts. It's not called while
  1671. * the interrupt routine is executing.
  1672. */
  1673. static void atl1c_netpoll(struct net_device *netdev)
  1674. {
  1675. struct atl1c_adapter *adapter = netdev_priv(netdev);
  1676. disable_irq(adapter->pdev->irq);
  1677. atl1c_intr(adapter->pdev->irq, netdev);
  1678. enable_irq(adapter->pdev->irq);
  1679. }
  1680. #endif
  1681. static inline u16 atl1c_tpd_avail(struct atl1c_adapter *adapter, enum atl1c_trans_queue type)
  1682. {
  1683. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  1684. u16 next_to_use = 0;
  1685. u16 next_to_clean = 0;
  1686. next_to_clean = atomic_read(&tpd_ring->next_to_clean);
  1687. next_to_use = tpd_ring->next_to_use;
  1688. return (u16)(next_to_clean > next_to_use) ?
  1689. (next_to_clean - next_to_use - 1) :
  1690. (tpd_ring->count + next_to_clean - next_to_use - 1);
  1691. }
  1692. /*
  1693. * get next usable tpd
  1694. * Note: should call atl1c_tdp_avail to make sure
  1695. * there is enough tpd to use
  1696. */
  1697. static struct atl1c_tpd_desc *atl1c_get_tpd(struct atl1c_adapter *adapter,
  1698. enum atl1c_trans_queue type)
  1699. {
  1700. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  1701. struct atl1c_tpd_desc *tpd_desc;
  1702. u16 next_to_use = 0;
  1703. next_to_use = tpd_ring->next_to_use;
  1704. if (++tpd_ring->next_to_use == tpd_ring->count)
  1705. tpd_ring->next_to_use = 0;
  1706. tpd_desc = ATL1C_TPD_DESC(tpd_ring, next_to_use);
  1707. memset(tpd_desc, 0, sizeof(struct atl1c_tpd_desc));
  1708. return tpd_desc;
  1709. }
  1710. static struct atl1c_buffer *
  1711. atl1c_get_tx_buffer(struct atl1c_adapter *adapter, struct atl1c_tpd_desc *tpd)
  1712. {
  1713. struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
  1714. return &tpd_ring->buffer_info[tpd -
  1715. (struct atl1c_tpd_desc *)tpd_ring->desc];
  1716. }
  1717. /* Calculate the transmit packet descript needed*/
  1718. static u16 atl1c_cal_tpd_req(const struct sk_buff *skb)
  1719. {
  1720. u16 tpd_req;
  1721. u16 proto_hdr_len = 0;
  1722. tpd_req = skb_shinfo(skb)->nr_frags + 1;
  1723. if (skb_is_gso(skb)) {
  1724. proto_hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
  1725. if (proto_hdr_len < skb_headlen(skb))
  1726. tpd_req++;
  1727. if (skb_shinfo(skb)->gso_type & SKB_GSO_TCPV6)
  1728. tpd_req++;
  1729. }
  1730. return tpd_req;
  1731. }
  1732. static int atl1c_tso_csum(struct atl1c_adapter *adapter,
  1733. struct sk_buff *skb,
  1734. struct atl1c_tpd_desc **tpd,
  1735. enum atl1c_trans_queue type)
  1736. {
  1737. struct pci_dev *pdev = adapter->pdev;
  1738. unsigned short offload_type;
  1739. u8 hdr_len;
  1740. u32 real_len;
  1741. if (skb_is_gso(skb)) {
  1742. int err;
  1743. err = skb_cow_head(skb, 0);
  1744. if (err < 0)
  1745. return err;
  1746. offload_type = skb_shinfo(skb)->gso_type;
  1747. if (offload_type & SKB_GSO_TCPV4) {
  1748. real_len = (((unsigned char *)ip_hdr(skb) - skb->data)
  1749. + ntohs(ip_hdr(skb)->tot_len));
  1750. if (real_len < skb->len)
  1751. pskb_trim(skb, real_len);
  1752. hdr_len = (skb_transport_offset(skb) + tcp_hdrlen(skb));
  1753. if (unlikely(skb->len == hdr_len)) {
  1754. /* only xsum need */
  1755. if (netif_msg_tx_queued(adapter))
  1756. dev_warn(&pdev->dev,
  1757. "IPV4 tso with zero data??\n");
  1758. goto check_sum;
  1759. } else {
  1760. ip_hdr(skb)->check = 0;
  1761. tcp_hdr(skb)->check = ~csum_tcpudp_magic(
  1762. ip_hdr(skb)->saddr,
  1763. ip_hdr(skb)->daddr,
  1764. 0, IPPROTO_TCP, 0);
  1765. (*tpd)->word1 |= 1 << TPD_IPV4_PACKET_SHIFT;
  1766. }
  1767. }
  1768. if (offload_type & SKB_GSO_TCPV6) {
  1769. struct atl1c_tpd_ext_desc *etpd =
  1770. *(struct atl1c_tpd_ext_desc **)(tpd);
  1771. memset(etpd, 0, sizeof(struct atl1c_tpd_ext_desc));
  1772. *tpd = atl1c_get_tpd(adapter, type);
  1773. ipv6_hdr(skb)->payload_len = 0;
  1774. /* check payload == 0 byte ? */
  1775. hdr_len = (skb_transport_offset(skb) + tcp_hdrlen(skb));
  1776. if (unlikely(skb->len == hdr_len)) {
  1777. /* only xsum need */
  1778. if (netif_msg_tx_queued(adapter))
  1779. dev_warn(&pdev->dev,
  1780. "IPV6 tso with zero data??\n");
  1781. goto check_sum;
  1782. } else
  1783. tcp_hdr(skb)->check = ~csum_ipv6_magic(
  1784. &ipv6_hdr(skb)->saddr,
  1785. &ipv6_hdr(skb)->daddr,
  1786. 0, IPPROTO_TCP, 0);
  1787. etpd->word1 |= 1 << TPD_LSO_EN_SHIFT;
  1788. etpd->word1 |= 1 << TPD_LSO_VER_SHIFT;
  1789. etpd->pkt_len = cpu_to_le32(skb->len);
  1790. (*tpd)->word1 |= 1 << TPD_LSO_VER_SHIFT;
  1791. }
  1792. (*tpd)->word1 |= 1 << TPD_LSO_EN_SHIFT;
  1793. (*tpd)->word1 |= (skb_transport_offset(skb) & TPD_TCPHDR_OFFSET_MASK) <<
  1794. TPD_TCPHDR_OFFSET_SHIFT;
  1795. (*tpd)->word1 |= (skb_shinfo(skb)->gso_size & TPD_MSS_MASK) <<
  1796. TPD_MSS_SHIFT;
  1797. return 0;
  1798. }
  1799. check_sum:
  1800. if (likely(skb->ip_summed == CHECKSUM_PARTIAL)) {
  1801. u8 css, cso;
  1802. cso = skb_checksum_start_offset(skb);
  1803. if (unlikely(cso & 0x1)) {
  1804. if (netif_msg_tx_err(adapter))
  1805. dev_err(&adapter->pdev->dev,
  1806. "payload offset should not an event number\n");
  1807. return -1;
  1808. } else {
  1809. css = cso + skb->csum_offset;
  1810. (*tpd)->word1 |= ((cso >> 1) & TPD_PLOADOFFSET_MASK) <<
  1811. TPD_PLOADOFFSET_SHIFT;
  1812. (*tpd)->word1 |= ((css >> 1) & TPD_CCSUM_OFFSET_MASK) <<
  1813. TPD_CCSUM_OFFSET_SHIFT;
  1814. (*tpd)->word1 |= 1 << TPD_CCSUM_EN_SHIFT;
  1815. }
  1816. }
  1817. return 0;
  1818. }
  1819. static void atl1c_tx_rollback(struct atl1c_adapter *adpt,
  1820. struct atl1c_tpd_desc *first_tpd,
  1821. enum atl1c_trans_queue type)
  1822. {
  1823. struct atl1c_tpd_ring *tpd_ring = &adpt->tpd_ring[type];
  1824. struct atl1c_buffer *buffer_info;
  1825. struct atl1c_tpd_desc *tpd;
  1826. u16 first_index, index;
  1827. first_index = first_tpd - (struct atl1c_tpd_desc *)tpd_ring->desc;
  1828. index = first_index;
  1829. while (index != tpd_ring->next_to_use) {
  1830. tpd = ATL1C_TPD_DESC(tpd_ring, index);
  1831. buffer_info = &tpd_ring->buffer_info[index];
  1832. atl1c_clean_buffer(adpt->pdev, buffer_info);
  1833. memset(tpd, 0, sizeof(struct atl1c_tpd_desc));
  1834. if (++index == tpd_ring->count)
  1835. index = 0;
  1836. }
  1837. tpd_ring->next_to_use = first_index;
  1838. }
  1839. static int atl1c_tx_map(struct atl1c_adapter *adapter,
  1840. struct sk_buff *skb, struct atl1c_tpd_desc *tpd,
  1841. enum atl1c_trans_queue type)
  1842. {
  1843. struct atl1c_tpd_desc *use_tpd = NULL;
  1844. struct atl1c_buffer *buffer_info = NULL;
  1845. u16 buf_len = skb_headlen(skb);
  1846. u16 map_len = 0;
  1847. u16 mapped_len = 0;
  1848. u16 hdr_len = 0;
  1849. u16 nr_frags;
  1850. u16 f;
  1851. int tso;
  1852. nr_frags = skb_shinfo(skb)->nr_frags;
  1853. tso = (tpd->word1 >> TPD_LSO_EN_SHIFT) & TPD_LSO_EN_MASK;
  1854. if (tso) {
  1855. /* TSO */
  1856. map_len = hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
  1857. use_tpd = tpd;
  1858. buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
  1859. buffer_info->length = map_len;
  1860. buffer_info->dma = pci_map_single(adapter->pdev,
  1861. skb->data, hdr_len, PCI_DMA_TODEVICE);
  1862. if (unlikely(pci_dma_mapping_error(adapter->pdev,
  1863. buffer_info->dma)))
  1864. goto err_dma;
  1865. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
  1866. ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
  1867. ATL1C_PCIMAP_TODEVICE);
  1868. mapped_len += map_len;
  1869. use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
  1870. use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
  1871. }
  1872. if (mapped_len < buf_len) {
  1873. /* mapped_len == 0, means we should use the first tpd,
  1874. which is given by caller */
  1875. if (mapped_len == 0)
  1876. use_tpd = tpd;
  1877. else {
  1878. use_tpd = atl1c_get_tpd(adapter, type);
  1879. memcpy(use_tpd, tpd, sizeof(struct atl1c_tpd_desc));
  1880. }
  1881. buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
  1882. buffer_info->length = buf_len - mapped_len;
  1883. buffer_info->dma =
  1884. pci_map_single(adapter->pdev, skb->data + mapped_len,
  1885. buffer_info->length, PCI_DMA_TODEVICE);
  1886. if (unlikely(pci_dma_mapping_error(adapter->pdev,
  1887. buffer_info->dma)))
  1888. goto err_dma;
  1889. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
  1890. ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
  1891. ATL1C_PCIMAP_TODEVICE);
  1892. use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
  1893. use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
  1894. }
  1895. for (f = 0; f < nr_frags; f++) {
  1896. struct skb_frag_struct *frag;
  1897. frag = &skb_shinfo(skb)->frags[f];
  1898. use_tpd = atl1c_get_tpd(adapter, type);
  1899. memcpy(use_tpd, tpd, sizeof(struct atl1c_tpd_desc));
  1900. buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
  1901. buffer_info->length = skb_frag_size(frag);
  1902. buffer_info->dma = skb_frag_dma_map(&adapter->pdev->dev,
  1903. frag, 0,
  1904. buffer_info->length,
  1905. DMA_TO_DEVICE);
  1906. if (dma_mapping_error(&adapter->pdev->dev, buffer_info->dma))
  1907. goto err_dma;
  1908. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
  1909. ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_PAGE,
  1910. ATL1C_PCIMAP_TODEVICE);
  1911. use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
  1912. use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
  1913. }
  1914. /* The last tpd */
  1915. use_tpd->word1 |= 1 << TPD_EOP_SHIFT;
  1916. /* The last buffer info contain the skb address,
  1917. so it will be free after unmap */
  1918. buffer_info->skb = skb;
  1919. return 0;
  1920. err_dma:
  1921. buffer_info->dma = 0;
  1922. buffer_info->length = 0;
  1923. return -1;
  1924. }
  1925. static void atl1c_tx_queue(struct atl1c_adapter *adapter, struct sk_buff *skb,
  1926. struct atl1c_tpd_desc *tpd, enum atl1c_trans_queue type)
  1927. {
  1928. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  1929. u16 reg;
  1930. reg = type == atl1c_trans_high ? REG_TPD_PRI1_PIDX : REG_TPD_PRI0_PIDX;
  1931. AT_WRITE_REGW(&adapter->hw, reg, tpd_ring->next_to_use);
  1932. }
  1933. static netdev_tx_t atl1c_xmit_frame(struct sk_buff *skb,
  1934. struct net_device *netdev)
  1935. {
  1936. struct atl1c_adapter *adapter = netdev_priv(netdev);
  1937. unsigned long flags;
  1938. u16 tpd_req = 1;
  1939. struct atl1c_tpd_desc *tpd;
  1940. enum atl1c_trans_queue type = atl1c_trans_normal;
  1941. if (test_bit(__AT_DOWN, &adapter->flags)) {
  1942. dev_kfree_skb_any(skb);
  1943. return NETDEV_TX_OK;
  1944. }
  1945. tpd_req = atl1c_cal_tpd_req(skb);
  1946. if (!spin_trylock_irqsave(&adapter->tx_lock, flags)) {
  1947. if (netif_msg_pktdata(adapter))
  1948. dev_info(&adapter->pdev->dev, "tx locked\n");
  1949. return NETDEV_TX_LOCKED;
  1950. }
  1951. if (atl1c_tpd_avail(adapter, type) < tpd_req) {
  1952. /* no enough descriptor, just stop queue */
  1953. netif_stop_queue(netdev);
  1954. spin_unlock_irqrestore(&adapter->tx_lock, flags);
  1955. return NETDEV_TX_BUSY;
  1956. }
  1957. tpd = atl1c_get_tpd(adapter, type);
  1958. /* do TSO and check sum */
  1959. if (atl1c_tso_csum(adapter, skb, &tpd, type) != 0) {
  1960. spin_unlock_irqrestore(&adapter->tx_lock, flags);
  1961. dev_kfree_skb_any(skb);
  1962. return NETDEV_TX_OK;
  1963. }
  1964. if (unlikely(skb_vlan_tag_present(skb))) {
  1965. u16 vlan = skb_vlan_tag_get(skb);
  1966. __le16 tag;
  1967. vlan = cpu_to_le16(vlan);
  1968. AT_VLAN_TO_TAG(vlan, tag);
  1969. tpd->word1 |= 1 << TPD_INS_VTAG_SHIFT;
  1970. tpd->vlan_tag = tag;
  1971. }
  1972. if (skb_network_offset(skb) != ETH_HLEN)
  1973. tpd->word1 |= 1 << TPD_ETH_TYPE_SHIFT; /* Ethernet frame */
  1974. if (atl1c_tx_map(adapter, skb, tpd, type) < 0) {
  1975. netif_info(adapter, tx_done, adapter->netdev,
  1976. "tx-skb droppted due to dma error\n");
  1977. /* roll back tpd/buffer */
  1978. atl1c_tx_rollback(adapter, tpd, type);
  1979. spin_unlock_irqrestore(&adapter->tx_lock, flags);
  1980. dev_kfree_skb_any(skb);
  1981. } else {
  1982. netdev_sent_queue(adapter->netdev, skb->len);
  1983. atl1c_tx_queue(adapter, skb, tpd, type);
  1984. spin_unlock_irqrestore(&adapter->tx_lock, flags);
  1985. }
  1986. return NETDEV_TX_OK;
  1987. }
  1988. static void atl1c_free_irq(struct atl1c_adapter *adapter)
  1989. {
  1990. struct net_device *netdev = adapter->netdev;
  1991. free_irq(adapter->pdev->irq, netdev);
  1992. if (adapter->have_msi)
  1993. pci_disable_msi(adapter->pdev);
  1994. }
  1995. static int atl1c_request_irq(struct atl1c_adapter *adapter)
  1996. {
  1997. struct pci_dev *pdev = adapter->pdev;
  1998. struct net_device *netdev = adapter->netdev;
  1999. int flags = 0;
  2000. int err = 0;
  2001. adapter->have_msi = true;
  2002. err = pci_enable_msi(adapter->pdev);
  2003. if (err) {
  2004. if (netif_msg_ifup(adapter))
  2005. dev_err(&pdev->dev,
  2006. "Unable to allocate MSI interrupt Error: %d\n",
  2007. err);
  2008. adapter->have_msi = false;
  2009. }
  2010. if (!adapter->have_msi)
  2011. flags |= IRQF_SHARED;
  2012. err = request_irq(adapter->pdev->irq, atl1c_intr, flags,
  2013. netdev->name, netdev);
  2014. if (err) {
  2015. if (netif_msg_ifup(adapter))
  2016. dev_err(&pdev->dev,
  2017. "Unable to allocate interrupt Error: %d\n",
  2018. err);
  2019. if (adapter->have_msi)
  2020. pci_disable_msi(adapter->pdev);
  2021. return err;
  2022. }
  2023. if (netif_msg_ifup(adapter))
  2024. dev_dbg(&pdev->dev, "atl1c_request_irq OK\n");
  2025. return err;
  2026. }
  2027. static void atl1c_reset_dma_ring(struct atl1c_adapter *adapter)
  2028. {
  2029. /* release tx-pending skbs and reset tx/rx ring index */
  2030. atl1c_clean_tx_ring(adapter, atl1c_trans_normal);
  2031. atl1c_clean_tx_ring(adapter, atl1c_trans_high);
  2032. atl1c_clean_rx_ring(adapter);
  2033. }
  2034. static int atl1c_up(struct atl1c_adapter *adapter)
  2035. {
  2036. struct net_device *netdev = adapter->netdev;
  2037. int err;
  2038. netif_carrier_off(netdev);
  2039. err = atl1c_configure(adapter);
  2040. if (unlikely(err))
  2041. goto err_up;
  2042. err = atl1c_request_irq(adapter);
  2043. if (unlikely(err))
  2044. goto err_up;
  2045. atl1c_check_link_status(adapter);
  2046. clear_bit(__AT_DOWN, &adapter->flags);
  2047. napi_enable(&adapter->napi);
  2048. atl1c_irq_enable(adapter);
  2049. netif_start_queue(netdev);
  2050. return err;
  2051. err_up:
  2052. atl1c_clean_rx_ring(adapter);
  2053. return err;
  2054. }
  2055. static void atl1c_down(struct atl1c_adapter *adapter)
  2056. {
  2057. struct net_device *netdev = adapter->netdev;
  2058. atl1c_del_timer(adapter);
  2059. adapter->work_event = 0; /* clear all event */
  2060. /* signal that we're down so the interrupt handler does not
  2061. * reschedule our watchdog timer */
  2062. set_bit(__AT_DOWN, &adapter->flags);
  2063. netif_carrier_off(netdev);
  2064. napi_disable(&adapter->napi);
  2065. atl1c_irq_disable(adapter);
  2066. atl1c_free_irq(adapter);
  2067. /* disable ASPM if device inactive */
  2068. atl1c_disable_l0s_l1(&adapter->hw);
  2069. /* reset MAC to disable all RX/TX */
  2070. atl1c_reset_mac(&adapter->hw);
  2071. msleep(1);
  2072. adapter->link_speed = SPEED_0;
  2073. adapter->link_duplex = -1;
  2074. atl1c_reset_dma_ring(adapter);
  2075. }
  2076. /**
  2077. * atl1c_open - Called when a network interface is made active
  2078. * @netdev: network interface device structure
  2079. *
  2080. * Returns 0 on success, negative value on failure
  2081. *
  2082. * The open entry point is called when a network interface is made
  2083. * active by the system (IFF_UP). At this point all resources needed
  2084. * for transmit and receive operations are allocated, the interrupt
  2085. * handler is registered with the OS, the watchdog timer is started,
  2086. * and the stack is notified that the interface is ready.
  2087. */
  2088. static int atl1c_open(struct net_device *netdev)
  2089. {
  2090. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2091. int err;
  2092. /* disallow open during test */
  2093. if (test_bit(__AT_TESTING, &adapter->flags))
  2094. return -EBUSY;
  2095. /* allocate rx/tx dma buffer & descriptors */
  2096. err = atl1c_setup_ring_resources(adapter);
  2097. if (unlikely(err))
  2098. return err;
  2099. err = atl1c_up(adapter);
  2100. if (unlikely(err))
  2101. goto err_up;
  2102. return 0;
  2103. err_up:
  2104. atl1c_free_irq(adapter);
  2105. atl1c_free_ring_resources(adapter);
  2106. atl1c_reset_mac(&adapter->hw);
  2107. return err;
  2108. }
  2109. /**
  2110. * atl1c_close - Disables a network interface
  2111. * @netdev: network interface device structure
  2112. *
  2113. * Returns 0, this is not allowed to fail
  2114. *
  2115. * The close entry point is called when an interface is de-activated
  2116. * by the OS. The hardware is still under the drivers control, but
  2117. * needs to be disabled. A global MAC reset is issued to stop the
  2118. * hardware, and all transmit and receive resources are freed.
  2119. */
  2120. static int atl1c_close(struct net_device *netdev)
  2121. {
  2122. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2123. WARN_ON(test_bit(__AT_RESETTING, &adapter->flags));
  2124. set_bit(__AT_DOWN, &adapter->flags);
  2125. cancel_work_sync(&adapter->common_task);
  2126. atl1c_down(adapter);
  2127. atl1c_free_ring_resources(adapter);
  2128. return 0;
  2129. }
  2130. static int atl1c_suspend(struct device *dev)
  2131. {
  2132. struct pci_dev *pdev = to_pci_dev(dev);
  2133. struct net_device *netdev = pci_get_drvdata(pdev);
  2134. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2135. struct atl1c_hw *hw = &adapter->hw;
  2136. u32 wufc = adapter->wol;
  2137. atl1c_disable_l0s_l1(hw);
  2138. if (netif_running(netdev)) {
  2139. WARN_ON(test_bit(__AT_RESETTING, &adapter->flags));
  2140. atl1c_down(adapter);
  2141. }
  2142. netif_device_detach(netdev);
  2143. if (wufc)
  2144. if (atl1c_phy_to_ps_link(hw) != 0)
  2145. dev_dbg(&pdev->dev, "phy power saving failed");
  2146. atl1c_power_saving(hw, wufc);
  2147. return 0;
  2148. }
  2149. #ifdef CONFIG_PM_SLEEP
  2150. static int atl1c_resume(struct device *dev)
  2151. {
  2152. struct pci_dev *pdev = to_pci_dev(dev);
  2153. struct net_device *netdev = pci_get_drvdata(pdev);
  2154. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2155. AT_WRITE_REG(&adapter->hw, REG_WOL_CTRL, 0);
  2156. atl1c_reset_pcie(&adapter->hw, ATL1C_PCIE_L0S_L1_DISABLE);
  2157. atl1c_phy_reset(&adapter->hw);
  2158. atl1c_reset_mac(&adapter->hw);
  2159. atl1c_phy_init(&adapter->hw);
  2160. #if 0
  2161. AT_READ_REG(&adapter->hw, REG_PM_CTRLSTAT, &pm_data);
  2162. pm_data &= ~PM_CTRLSTAT_PME_EN;
  2163. AT_WRITE_REG(&adapter->hw, REG_PM_CTRLSTAT, pm_data);
  2164. #endif
  2165. netif_device_attach(netdev);
  2166. if (netif_running(netdev))
  2167. atl1c_up(adapter);
  2168. return 0;
  2169. }
  2170. #endif
  2171. static void atl1c_shutdown(struct pci_dev *pdev)
  2172. {
  2173. struct net_device *netdev = pci_get_drvdata(pdev);
  2174. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2175. atl1c_suspend(&pdev->dev);
  2176. pci_wake_from_d3(pdev, adapter->wol);
  2177. pci_set_power_state(pdev, PCI_D3hot);
  2178. }
  2179. static const struct net_device_ops atl1c_netdev_ops = {
  2180. .ndo_open = atl1c_open,
  2181. .ndo_stop = atl1c_close,
  2182. .ndo_validate_addr = eth_validate_addr,
  2183. .ndo_start_xmit = atl1c_xmit_frame,
  2184. .ndo_set_mac_address = atl1c_set_mac_addr,
  2185. .ndo_set_rx_mode = atl1c_set_multi,
  2186. .ndo_change_mtu = atl1c_change_mtu,
  2187. .ndo_fix_features = atl1c_fix_features,
  2188. .ndo_set_features = atl1c_set_features,
  2189. .ndo_do_ioctl = atl1c_ioctl,
  2190. .ndo_tx_timeout = atl1c_tx_timeout,
  2191. .ndo_get_stats = atl1c_get_stats,
  2192. #ifdef CONFIG_NET_POLL_CONTROLLER
  2193. .ndo_poll_controller = atl1c_netpoll,
  2194. #endif
  2195. };
  2196. static int atl1c_init_netdev(struct net_device *netdev, struct pci_dev *pdev)
  2197. {
  2198. SET_NETDEV_DEV(netdev, &pdev->dev);
  2199. pci_set_drvdata(pdev, netdev);
  2200. netdev->netdev_ops = &atl1c_netdev_ops;
  2201. netdev->watchdog_timeo = AT_TX_WATCHDOG;
  2202. atl1c_set_ethtool_ops(netdev);
  2203. /* TODO: add when ready */
  2204. netdev->hw_features = NETIF_F_SG |
  2205. NETIF_F_HW_CSUM |
  2206. NETIF_F_HW_VLAN_CTAG_RX |
  2207. NETIF_F_TSO |
  2208. NETIF_F_TSO6;
  2209. netdev->features = netdev->hw_features |
  2210. NETIF_F_HW_VLAN_CTAG_TX;
  2211. return 0;
  2212. }
  2213. /**
  2214. * atl1c_probe - Device Initialization Routine
  2215. * @pdev: PCI device information struct
  2216. * @ent: entry in atl1c_pci_tbl
  2217. *
  2218. * Returns 0 on success, negative on failure
  2219. *
  2220. * atl1c_probe initializes an adapter identified by a pci_dev structure.
  2221. * The OS initialization, configuring of the adapter private structure,
  2222. * and a hardware reset occur.
  2223. */
  2224. static int atl1c_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2225. {
  2226. struct net_device *netdev;
  2227. struct atl1c_adapter *adapter;
  2228. static int cards_found;
  2229. int err = 0;
  2230. /* enable device (incl. PCI PM wakeup and hotplug setup) */
  2231. err = pci_enable_device_mem(pdev);
  2232. if (err) {
  2233. dev_err(&pdev->dev, "cannot enable PCI device\n");
  2234. return err;
  2235. }
  2236. /*
  2237. * The atl1c chip can DMA to 64-bit addresses, but it uses a single
  2238. * shared register for the high 32 bits, so only a single, aligned,
  2239. * 4 GB physical address range can be used at a time.
  2240. *
  2241. * Supporting 64-bit DMA on this hardware is more trouble than it's
  2242. * worth. It is far easier to limit to 32-bit DMA than update
  2243. * various kernel subsystems to support the mechanics required by a
  2244. * fixed-high-32-bit system.
  2245. */
  2246. if ((pci_set_dma_mask(pdev, DMA_BIT_MASK(32)) != 0) ||
  2247. (pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)) != 0)) {
  2248. dev_err(&pdev->dev, "No usable DMA configuration,aborting\n");
  2249. goto err_dma;
  2250. }
  2251. err = pci_request_regions(pdev, atl1c_driver_name);
  2252. if (err) {
  2253. dev_err(&pdev->dev, "cannot obtain PCI resources\n");
  2254. goto err_pci_reg;
  2255. }
  2256. pci_set_master(pdev);
  2257. netdev = alloc_etherdev(sizeof(struct atl1c_adapter));
  2258. if (netdev == NULL) {
  2259. err = -ENOMEM;
  2260. goto err_alloc_etherdev;
  2261. }
  2262. err = atl1c_init_netdev(netdev, pdev);
  2263. if (err) {
  2264. dev_err(&pdev->dev, "init netdevice failed\n");
  2265. goto err_init_netdev;
  2266. }
  2267. adapter = netdev_priv(netdev);
  2268. adapter->bd_number = cards_found;
  2269. adapter->netdev = netdev;
  2270. adapter->pdev = pdev;
  2271. adapter->hw.adapter = adapter;
  2272. adapter->msg_enable = netif_msg_init(-1, atl1c_default_msg);
  2273. adapter->hw.hw_addr = ioremap(pci_resource_start(pdev, 0), pci_resource_len(pdev, 0));
  2274. if (!adapter->hw.hw_addr) {
  2275. err = -EIO;
  2276. dev_err(&pdev->dev, "cannot map device registers\n");
  2277. goto err_ioremap;
  2278. }
  2279. /* init mii data */
  2280. adapter->mii.dev = netdev;
  2281. adapter->mii.mdio_read = atl1c_mdio_read;
  2282. adapter->mii.mdio_write = atl1c_mdio_write;
  2283. adapter->mii.phy_id_mask = 0x1f;
  2284. adapter->mii.reg_num_mask = MDIO_CTRL_REG_MASK;
  2285. netif_napi_add(netdev, &adapter->napi, atl1c_clean, 64);
  2286. setup_timer(&adapter->phy_config_timer, atl1c_phy_config,
  2287. (unsigned long)adapter);
  2288. /* setup the private structure */
  2289. err = atl1c_sw_init(adapter);
  2290. if (err) {
  2291. dev_err(&pdev->dev, "net device private data init failed\n");
  2292. goto err_sw_init;
  2293. }
  2294. atl1c_reset_pcie(&adapter->hw, ATL1C_PCIE_L0S_L1_DISABLE);
  2295. /* Init GPHY as early as possible due to power saving issue */
  2296. atl1c_phy_reset(&adapter->hw);
  2297. err = atl1c_reset_mac(&adapter->hw);
  2298. if (err) {
  2299. err = -EIO;
  2300. goto err_reset;
  2301. }
  2302. /* reset the controller to
  2303. * put the device in a known good starting state */
  2304. err = atl1c_phy_init(&adapter->hw);
  2305. if (err) {
  2306. err = -EIO;
  2307. goto err_reset;
  2308. }
  2309. if (atl1c_read_mac_addr(&adapter->hw)) {
  2310. /* got a random MAC address, set NET_ADDR_RANDOM to netdev */
  2311. netdev->addr_assign_type = NET_ADDR_RANDOM;
  2312. }
  2313. memcpy(netdev->dev_addr, adapter->hw.mac_addr, netdev->addr_len);
  2314. if (netif_msg_probe(adapter))
  2315. dev_dbg(&pdev->dev, "mac address : %pM\n",
  2316. adapter->hw.mac_addr);
  2317. atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.mac_addr);
  2318. INIT_WORK(&adapter->common_task, atl1c_common_task);
  2319. adapter->work_event = 0;
  2320. err = register_netdev(netdev);
  2321. if (err) {
  2322. dev_err(&pdev->dev, "register netdevice failed\n");
  2323. goto err_register;
  2324. }
  2325. if (netif_msg_probe(adapter))
  2326. dev_info(&pdev->dev, "version %s\n", ATL1C_DRV_VERSION);
  2327. cards_found++;
  2328. return 0;
  2329. err_reset:
  2330. err_register:
  2331. err_sw_init:
  2332. iounmap(adapter->hw.hw_addr);
  2333. err_init_netdev:
  2334. err_ioremap:
  2335. free_netdev(netdev);
  2336. err_alloc_etherdev:
  2337. pci_release_regions(pdev);
  2338. err_pci_reg:
  2339. err_dma:
  2340. pci_disable_device(pdev);
  2341. return err;
  2342. }
  2343. /**
  2344. * atl1c_remove - Device Removal Routine
  2345. * @pdev: PCI device information struct
  2346. *
  2347. * atl1c_remove is called by the PCI subsystem to alert the driver
  2348. * that it should release a PCI device. The could be caused by a
  2349. * Hot-Plug event, or because the driver is going to be removed from
  2350. * memory.
  2351. */
  2352. static void atl1c_remove(struct pci_dev *pdev)
  2353. {
  2354. struct net_device *netdev = pci_get_drvdata(pdev);
  2355. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2356. unregister_netdev(netdev);
  2357. /* restore permanent address */
  2358. atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.perm_mac_addr);
  2359. atl1c_phy_disable(&adapter->hw);
  2360. iounmap(adapter->hw.hw_addr);
  2361. pci_release_regions(pdev);
  2362. pci_disable_device(pdev);
  2363. free_netdev(netdev);
  2364. }
  2365. /**
  2366. * atl1c_io_error_detected - called when PCI error is detected
  2367. * @pdev: Pointer to PCI device
  2368. * @state: The current pci connection state
  2369. *
  2370. * This function is called after a PCI bus error affecting
  2371. * this device has been detected.
  2372. */
  2373. static pci_ers_result_t atl1c_io_error_detected(struct pci_dev *pdev,
  2374. pci_channel_state_t state)
  2375. {
  2376. struct net_device *netdev = pci_get_drvdata(pdev);
  2377. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2378. netif_device_detach(netdev);
  2379. if (state == pci_channel_io_perm_failure)
  2380. return PCI_ERS_RESULT_DISCONNECT;
  2381. if (netif_running(netdev))
  2382. atl1c_down(adapter);
  2383. pci_disable_device(pdev);
  2384. /* Request a slot slot reset. */
  2385. return PCI_ERS_RESULT_NEED_RESET;
  2386. }
  2387. /**
  2388. * atl1c_io_slot_reset - called after the pci bus has been reset.
  2389. * @pdev: Pointer to PCI device
  2390. *
  2391. * Restart the card from scratch, as if from a cold-boot. Implementation
  2392. * resembles the first-half of the e1000_resume routine.
  2393. */
  2394. static pci_ers_result_t atl1c_io_slot_reset(struct pci_dev *pdev)
  2395. {
  2396. struct net_device *netdev = pci_get_drvdata(pdev);
  2397. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2398. if (pci_enable_device(pdev)) {
  2399. if (netif_msg_hw(adapter))
  2400. dev_err(&pdev->dev,
  2401. "Cannot re-enable PCI device after reset\n");
  2402. return PCI_ERS_RESULT_DISCONNECT;
  2403. }
  2404. pci_set_master(pdev);
  2405. pci_enable_wake(pdev, PCI_D3hot, 0);
  2406. pci_enable_wake(pdev, PCI_D3cold, 0);
  2407. atl1c_reset_mac(&adapter->hw);
  2408. return PCI_ERS_RESULT_RECOVERED;
  2409. }
  2410. /**
  2411. * atl1c_io_resume - called when traffic can start flowing again.
  2412. * @pdev: Pointer to PCI device
  2413. *
  2414. * This callback is called when the error recovery driver tells us that
  2415. * its OK to resume normal operation. Implementation resembles the
  2416. * second-half of the atl1c_resume routine.
  2417. */
  2418. static void atl1c_io_resume(struct pci_dev *pdev)
  2419. {
  2420. struct net_device *netdev = pci_get_drvdata(pdev);
  2421. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2422. if (netif_running(netdev)) {
  2423. if (atl1c_up(adapter)) {
  2424. if (netif_msg_hw(adapter))
  2425. dev_err(&pdev->dev,
  2426. "Cannot bring device back up after reset\n");
  2427. return;
  2428. }
  2429. }
  2430. netif_device_attach(netdev);
  2431. }
  2432. static const struct pci_error_handlers atl1c_err_handler = {
  2433. .error_detected = atl1c_io_error_detected,
  2434. .slot_reset = atl1c_io_slot_reset,
  2435. .resume = atl1c_io_resume,
  2436. };
  2437. static SIMPLE_DEV_PM_OPS(atl1c_pm_ops, atl1c_suspend, atl1c_resume);
  2438. static struct pci_driver atl1c_driver = {
  2439. .name = atl1c_driver_name,
  2440. .id_table = atl1c_pci_tbl,
  2441. .probe = atl1c_probe,
  2442. .remove = atl1c_remove,
  2443. .shutdown = atl1c_shutdown,
  2444. .err_handler = &atl1c_err_handler,
  2445. .driver.pm = &atl1c_pm_ops,
  2446. };
  2447. module_pci_driver(atl1c_driver);