sgiseeq.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837
  1. /*
  2. * sgiseeq.c: Seeq8003 ethernet driver for SGI machines.
  3. *
  4. * Copyright (C) 1996 David S. Miller (davem@davemloft.net)
  5. */
  6. #undef DEBUG
  7. #include <linux/dma-mapping.h>
  8. #include <linux/kernel.h>
  9. #include <linux/module.h>
  10. #include <linux/slab.h>
  11. #include <linux/errno.h>
  12. #include <linux/types.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/string.h>
  15. #include <linux/delay.h>
  16. #include <linux/netdevice.h>
  17. #include <linux/platform_device.h>
  18. #include <linux/etherdevice.h>
  19. #include <linux/skbuff.h>
  20. #include <asm/sgi/hpc3.h>
  21. #include <asm/sgi/ip22.h>
  22. #include <asm/sgi/seeq.h>
  23. #include "sgiseeq.h"
  24. static char *sgiseeqstr = "SGI Seeq8003";
  25. /*
  26. * If you want speed, you do something silly, it always has worked for me. So,
  27. * with that in mind, I've decided to make this driver look completely like a
  28. * stupid Lance from a driver architecture perspective. Only difference is that
  29. * here our "ring buffer" looks and acts like a real Lance one does but is
  30. * laid out like how the HPC DMA and the Seeq want it to. You'd be surprised
  31. * how a stupid idea like this can pay off in performance, not to mention
  32. * making this driver 2,000 times easier to write. ;-)
  33. */
  34. /* Tune these if we tend to run out often etc. */
  35. #define SEEQ_RX_BUFFERS 16
  36. #define SEEQ_TX_BUFFERS 16
  37. #define PKT_BUF_SZ 1584
  38. #define NEXT_RX(i) (((i) + 1) & (SEEQ_RX_BUFFERS - 1))
  39. #define NEXT_TX(i) (((i) + 1) & (SEEQ_TX_BUFFERS - 1))
  40. #define PREV_RX(i) (((i) - 1) & (SEEQ_RX_BUFFERS - 1))
  41. #define PREV_TX(i) (((i) - 1) & (SEEQ_TX_BUFFERS - 1))
  42. #define TX_BUFFS_AVAIL(sp) ((sp->tx_old <= sp->tx_new) ? \
  43. sp->tx_old + (SEEQ_TX_BUFFERS - 1) - sp->tx_new : \
  44. sp->tx_old - sp->tx_new - 1)
  45. #define VIRT_TO_DMA(sp, v) ((sp)->srings_dma + \
  46. (dma_addr_t)((unsigned long)(v) - \
  47. (unsigned long)((sp)->rx_desc)))
  48. /* Copy frames shorter than rx_copybreak, otherwise pass on up in
  49. * a full sized sk_buff. Value of 100 stolen from tulip.c (!alpha).
  50. */
  51. static int rx_copybreak = 100;
  52. #define PAD_SIZE (128 - sizeof(struct hpc_dma_desc) - sizeof(void *))
  53. struct sgiseeq_rx_desc {
  54. volatile struct hpc_dma_desc rdma;
  55. u8 padding[PAD_SIZE];
  56. struct sk_buff *skb;
  57. };
  58. struct sgiseeq_tx_desc {
  59. volatile struct hpc_dma_desc tdma;
  60. u8 padding[PAD_SIZE];
  61. struct sk_buff *skb;
  62. };
  63. /*
  64. * Warning: This structure is laid out in a certain way because HPC dma
  65. * descriptors must be 8-byte aligned. So don't touch this without
  66. * some care.
  67. */
  68. struct sgiseeq_init_block { /* Note the name ;-) */
  69. struct sgiseeq_rx_desc rxvector[SEEQ_RX_BUFFERS];
  70. struct sgiseeq_tx_desc txvector[SEEQ_TX_BUFFERS];
  71. };
  72. struct sgiseeq_private {
  73. struct sgiseeq_init_block *srings;
  74. dma_addr_t srings_dma;
  75. /* Ptrs to the descriptors in uncached space. */
  76. struct sgiseeq_rx_desc *rx_desc;
  77. struct sgiseeq_tx_desc *tx_desc;
  78. char *name;
  79. struct hpc3_ethregs *hregs;
  80. struct sgiseeq_regs *sregs;
  81. /* Ring entry counters. */
  82. unsigned int rx_new, tx_new;
  83. unsigned int rx_old, tx_old;
  84. int is_edlc;
  85. unsigned char control;
  86. unsigned char mode;
  87. spinlock_t tx_lock;
  88. };
  89. static inline void dma_sync_desc_cpu(struct net_device *dev, void *addr)
  90. {
  91. dma_cache_sync(dev->dev.parent, addr, sizeof(struct sgiseeq_rx_desc),
  92. DMA_FROM_DEVICE);
  93. }
  94. static inline void dma_sync_desc_dev(struct net_device *dev, void *addr)
  95. {
  96. dma_cache_sync(dev->dev.parent, addr, sizeof(struct sgiseeq_rx_desc),
  97. DMA_TO_DEVICE);
  98. }
  99. static inline void hpc3_eth_reset(struct hpc3_ethregs *hregs)
  100. {
  101. hregs->reset = HPC3_ERST_CRESET | HPC3_ERST_CLRIRQ;
  102. udelay(20);
  103. hregs->reset = 0;
  104. }
  105. static inline void reset_hpc3_and_seeq(struct hpc3_ethregs *hregs,
  106. struct sgiseeq_regs *sregs)
  107. {
  108. hregs->rx_ctrl = hregs->tx_ctrl = 0;
  109. hpc3_eth_reset(hregs);
  110. }
  111. #define RSTAT_GO_BITS (SEEQ_RCMD_IGOOD | SEEQ_RCMD_IEOF | SEEQ_RCMD_ISHORT | \
  112. SEEQ_RCMD_IDRIB | SEEQ_RCMD_ICRC)
  113. static inline void seeq_go(struct sgiseeq_private *sp,
  114. struct hpc3_ethregs *hregs,
  115. struct sgiseeq_regs *sregs)
  116. {
  117. sregs->rstat = sp->mode | RSTAT_GO_BITS;
  118. hregs->rx_ctrl = HPC3_ERXCTRL_ACTIVE;
  119. }
  120. static inline void __sgiseeq_set_mac_address(struct net_device *dev)
  121. {
  122. struct sgiseeq_private *sp = netdev_priv(dev);
  123. struct sgiseeq_regs *sregs = sp->sregs;
  124. int i;
  125. sregs->tstat = SEEQ_TCMD_RB0;
  126. for (i = 0; i < 6; i++)
  127. sregs->rw.eth_addr[i] = dev->dev_addr[i];
  128. }
  129. static int sgiseeq_set_mac_address(struct net_device *dev, void *addr)
  130. {
  131. struct sgiseeq_private *sp = netdev_priv(dev);
  132. struct sockaddr *sa = addr;
  133. memcpy(dev->dev_addr, sa->sa_data, dev->addr_len);
  134. spin_lock_irq(&sp->tx_lock);
  135. __sgiseeq_set_mac_address(dev);
  136. spin_unlock_irq(&sp->tx_lock);
  137. return 0;
  138. }
  139. #define TCNTINFO_INIT (HPCDMA_EOX | HPCDMA_ETXD)
  140. #define RCNTCFG_INIT (HPCDMA_OWN | HPCDMA_EORP | HPCDMA_XIE)
  141. #define RCNTINFO_INIT (RCNTCFG_INIT | (PKT_BUF_SZ & HPCDMA_BCNT))
  142. static int seeq_init_ring(struct net_device *dev)
  143. {
  144. struct sgiseeq_private *sp = netdev_priv(dev);
  145. int i;
  146. netif_stop_queue(dev);
  147. sp->rx_new = sp->tx_new = 0;
  148. sp->rx_old = sp->tx_old = 0;
  149. __sgiseeq_set_mac_address(dev);
  150. /* Setup tx ring. */
  151. for(i = 0; i < SEEQ_TX_BUFFERS; i++) {
  152. sp->tx_desc[i].tdma.cntinfo = TCNTINFO_INIT;
  153. dma_sync_desc_dev(dev, &sp->tx_desc[i]);
  154. }
  155. /* And now the rx ring. */
  156. for (i = 0; i < SEEQ_RX_BUFFERS; i++) {
  157. if (!sp->rx_desc[i].skb) {
  158. dma_addr_t dma_addr;
  159. struct sk_buff *skb = netdev_alloc_skb(dev, PKT_BUF_SZ);
  160. if (skb == NULL)
  161. return -ENOMEM;
  162. skb_reserve(skb, 2);
  163. dma_addr = dma_map_single(dev->dev.parent,
  164. skb->data - 2,
  165. PKT_BUF_SZ, DMA_FROM_DEVICE);
  166. sp->rx_desc[i].skb = skb;
  167. sp->rx_desc[i].rdma.pbuf = dma_addr;
  168. }
  169. sp->rx_desc[i].rdma.cntinfo = RCNTINFO_INIT;
  170. dma_sync_desc_dev(dev, &sp->rx_desc[i]);
  171. }
  172. sp->rx_desc[i - 1].rdma.cntinfo |= HPCDMA_EOR;
  173. dma_sync_desc_dev(dev, &sp->rx_desc[i - 1]);
  174. return 0;
  175. }
  176. static void seeq_purge_ring(struct net_device *dev)
  177. {
  178. struct sgiseeq_private *sp = netdev_priv(dev);
  179. int i;
  180. /* clear tx ring. */
  181. for (i = 0; i < SEEQ_TX_BUFFERS; i++) {
  182. if (sp->tx_desc[i].skb) {
  183. dev_kfree_skb(sp->tx_desc[i].skb);
  184. sp->tx_desc[i].skb = NULL;
  185. }
  186. }
  187. /* And now the rx ring. */
  188. for (i = 0; i < SEEQ_RX_BUFFERS; i++) {
  189. if (sp->rx_desc[i].skb) {
  190. dev_kfree_skb(sp->rx_desc[i].skb);
  191. sp->rx_desc[i].skb = NULL;
  192. }
  193. }
  194. }
  195. #ifdef DEBUG
  196. static struct sgiseeq_private *gpriv;
  197. static struct net_device *gdev;
  198. static void sgiseeq_dump_rings(void)
  199. {
  200. static int once;
  201. struct sgiseeq_rx_desc *r = gpriv->rx_desc;
  202. struct sgiseeq_tx_desc *t = gpriv->tx_desc;
  203. struct hpc3_ethregs *hregs = gpriv->hregs;
  204. int i;
  205. if (once)
  206. return;
  207. once++;
  208. printk("RING DUMP:\n");
  209. for (i = 0; i < SEEQ_RX_BUFFERS; i++) {
  210. printk("RX [%d]: @(%p) [%08x,%08x,%08x] ",
  211. i, (&r[i]), r[i].rdma.pbuf, r[i].rdma.cntinfo,
  212. r[i].rdma.pnext);
  213. i += 1;
  214. printk("-- [%d]: @(%p) [%08x,%08x,%08x]\n",
  215. i, (&r[i]), r[i].rdma.pbuf, r[i].rdma.cntinfo,
  216. r[i].rdma.pnext);
  217. }
  218. for (i = 0; i < SEEQ_TX_BUFFERS; i++) {
  219. printk("TX [%d]: @(%p) [%08x,%08x,%08x] ",
  220. i, (&t[i]), t[i].tdma.pbuf, t[i].tdma.cntinfo,
  221. t[i].tdma.pnext);
  222. i += 1;
  223. printk("-- [%d]: @(%p) [%08x,%08x,%08x]\n",
  224. i, (&t[i]), t[i].tdma.pbuf, t[i].tdma.cntinfo,
  225. t[i].tdma.pnext);
  226. }
  227. printk("INFO: [rx_new = %d rx_old=%d] [tx_new = %d tx_old = %d]\n",
  228. gpriv->rx_new, gpriv->rx_old, gpriv->tx_new, gpriv->tx_old);
  229. printk("RREGS: rx_cbptr[%08x] rx_ndptr[%08x] rx_ctrl[%08x]\n",
  230. hregs->rx_cbptr, hregs->rx_ndptr, hregs->rx_ctrl);
  231. printk("TREGS: tx_cbptr[%08x] tx_ndptr[%08x] tx_ctrl[%08x]\n",
  232. hregs->tx_cbptr, hregs->tx_ndptr, hregs->tx_ctrl);
  233. }
  234. #endif
  235. #define TSTAT_INIT_SEEQ (SEEQ_TCMD_IPT|SEEQ_TCMD_I16|SEEQ_TCMD_IC|SEEQ_TCMD_IUF)
  236. #define TSTAT_INIT_EDLC ((TSTAT_INIT_SEEQ) | SEEQ_TCMD_RB2)
  237. static int init_seeq(struct net_device *dev, struct sgiseeq_private *sp,
  238. struct sgiseeq_regs *sregs)
  239. {
  240. struct hpc3_ethregs *hregs = sp->hregs;
  241. int err;
  242. reset_hpc3_and_seeq(hregs, sregs);
  243. err = seeq_init_ring(dev);
  244. if (err)
  245. return err;
  246. /* Setup to field the proper interrupt types. */
  247. if (sp->is_edlc) {
  248. sregs->tstat = TSTAT_INIT_EDLC;
  249. sregs->rw.wregs.control = sp->control;
  250. sregs->rw.wregs.frame_gap = 0;
  251. } else {
  252. sregs->tstat = TSTAT_INIT_SEEQ;
  253. }
  254. hregs->rx_ndptr = VIRT_TO_DMA(sp, sp->rx_desc);
  255. hregs->tx_ndptr = VIRT_TO_DMA(sp, sp->tx_desc);
  256. seeq_go(sp, hregs, sregs);
  257. return 0;
  258. }
  259. static void record_rx_errors(struct net_device *dev, unsigned char status)
  260. {
  261. if (status & SEEQ_RSTAT_OVERF ||
  262. status & SEEQ_RSTAT_SFRAME)
  263. dev->stats.rx_over_errors++;
  264. if (status & SEEQ_RSTAT_CERROR)
  265. dev->stats.rx_crc_errors++;
  266. if (status & SEEQ_RSTAT_DERROR)
  267. dev->stats.rx_frame_errors++;
  268. if (status & SEEQ_RSTAT_REOF)
  269. dev->stats.rx_errors++;
  270. }
  271. static inline void rx_maybe_restart(struct sgiseeq_private *sp,
  272. struct hpc3_ethregs *hregs,
  273. struct sgiseeq_regs *sregs)
  274. {
  275. if (!(hregs->rx_ctrl & HPC3_ERXCTRL_ACTIVE)) {
  276. hregs->rx_ndptr = VIRT_TO_DMA(sp, sp->rx_desc + sp->rx_new);
  277. seeq_go(sp, hregs, sregs);
  278. }
  279. }
  280. static inline void sgiseeq_rx(struct net_device *dev, struct sgiseeq_private *sp,
  281. struct hpc3_ethregs *hregs,
  282. struct sgiseeq_regs *sregs)
  283. {
  284. struct sgiseeq_rx_desc *rd;
  285. struct sk_buff *skb = NULL;
  286. struct sk_buff *newskb;
  287. unsigned char pkt_status;
  288. int len = 0;
  289. unsigned int orig_end = PREV_RX(sp->rx_new);
  290. /* Service every received packet. */
  291. rd = &sp->rx_desc[sp->rx_new];
  292. dma_sync_desc_cpu(dev, rd);
  293. while (!(rd->rdma.cntinfo & HPCDMA_OWN)) {
  294. len = PKT_BUF_SZ - (rd->rdma.cntinfo & HPCDMA_BCNT) - 3;
  295. dma_unmap_single(dev->dev.parent, rd->rdma.pbuf,
  296. PKT_BUF_SZ, DMA_FROM_DEVICE);
  297. pkt_status = rd->skb->data[len];
  298. if (pkt_status & SEEQ_RSTAT_FIG) {
  299. /* Packet is OK. */
  300. /* We don't want to receive our own packets */
  301. if (!ether_addr_equal(rd->skb->data + 6, dev->dev_addr)) {
  302. if (len > rx_copybreak) {
  303. skb = rd->skb;
  304. newskb = netdev_alloc_skb(dev, PKT_BUF_SZ);
  305. if (!newskb) {
  306. newskb = skb;
  307. skb = NULL;
  308. goto memory_squeeze;
  309. }
  310. skb_reserve(newskb, 2);
  311. } else {
  312. skb = netdev_alloc_skb_ip_align(dev, len);
  313. if (skb)
  314. skb_copy_to_linear_data(skb, rd->skb->data, len);
  315. newskb = rd->skb;
  316. }
  317. memory_squeeze:
  318. if (skb) {
  319. skb_put(skb, len);
  320. skb->protocol = eth_type_trans(skb, dev);
  321. netif_rx(skb);
  322. dev->stats.rx_packets++;
  323. dev->stats.rx_bytes += len;
  324. } else {
  325. dev->stats.rx_dropped++;
  326. }
  327. } else {
  328. /* Silently drop my own packets */
  329. newskb = rd->skb;
  330. }
  331. } else {
  332. record_rx_errors(dev, pkt_status);
  333. newskb = rd->skb;
  334. }
  335. rd->skb = newskb;
  336. rd->rdma.pbuf = dma_map_single(dev->dev.parent,
  337. newskb->data - 2,
  338. PKT_BUF_SZ, DMA_FROM_DEVICE);
  339. /* Return the entry to the ring pool. */
  340. rd->rdma.cntinfo = RCNTINFO_INIT;
  341. sp->rx_new = NEXT_RX(sp->rx_new);
  342. dma_sync_desc_dev(dev, rd);
  343. rd = &sp->rx_desc[sp->rx_new];
  344. dma_sync_desc_cpu(dev, rd);
  345. }
  346. dma_sync_desc_cpu(dev, &sp->rx_desc[orig_end]);
  347. sp->rx_desc[orig_end].rdma.cntinfo &= ~(HPCDMA_EOR);
  348. dma_sync_desc_dev(dev, &sp->rx_desc[orig_end]);
  349. dma_sync_desc_cpu(dev, &sp->rx_desc[PREV_RX(sp->rx_new)]);
  350. sp->rx_desc[PREV_RX(sp->rx_new)].rdma.cntinfo |= HPCDMA_EOR;
  351. dma_sync_desc_dev(dev, &sp->rx_desc[PREV_RX(sp->rx_new)]);
  352. rx_maybe_restart(sp, hregs, sregs);
  353. }
  354. static inline void tx_maybe_reset_collisions(struct sgiseeq_private *sp,
  355. struct sgiseeq_regs *sregs)
  356. {
  357. if (sp->is_edlc) {
  358. sregs->rw.wregs.control = sp->control & ~(SEEQ_CTRL_XCNT);
  359. sregs->rw.wregs.control = sp->control;
  360. }
  361. }
  362. static inline void kick_tx(struct net_device *dev,
  363. struct sgiseeq_private *sp,
  364. struct hpc3_ethregs *hregs)
  365. {
  366. struct sgiseeq_tx_desc *td;
  367. int i = sp->tx_old;
  368. /* If the HPC aint doin nothin, and there are more packets
  369. * with ETXD cleared and XIU set we must make very certain
  370. * that we restart the HPC else we risk locking up the
  371. * adapter. The following code is only safe iff the HPCDMA
  372. * is not active!
  373. */
  374. td = &sp->tx_desc[i];
  375. dma_sync_desc_cpu(dev, td);
  376. while ((td->tdma.cntinfo & (HPCDMA_XIU | HPCDMA_ETXD)) ==
  377. (HPCDMA_XIU | HPCDMA_ETXD)) {
  378. i = NEXT_TX(i);
  379. td = &sp->tx_desc[i];
  380. dma_sync_desc_cpu(dev, td);
  381. }
  382. if (td->tdma.cntinfo & HPCDMA_XIU) {
  383. hregs->tx_ndptr = VIRT_TO_DMA(sp, td);
  384. hregs->tx_ctrl = HPC3_ETXCTRL_ACTIVE;
  385. }
  386. }
  387. static inline void sgiseeq_tx(struct net_device *dev, struct sgiseeq_private *sp,
  388. struct hpc3_ethregs *hregs,
  389. struct sgiseeq_regs *sregs)
  390. {
  391. struct sgiseeq_tx_desc *td;
  392. unsigned long status = hregs->tx_ctrl;
  393. int j;
  394. tx_maybe_reset_collisions(sp, sregs);
  395. if (!(status & (HPC3_ETXCTRL_ACTIVE | SEEQ_TSTAT_PTRANS))) {
  396. /* Oops, HPC detected some sort of error. */
  397. if (status & SEEQ_TSTAT_R16)
  398. dev->stats.tx_aborted_errors++;
  399. if (status & SEEQ_TSTAT_UFLOW)
  400. dev->stats.tx_fifo_errors++;
  401. if (status & SEEQ_TSTAT_LCLS)
  402. dev->stats.collisions++;
  403. }
  404. /* Ack 'em... */
  405. for (j = sp->tx_old; j != sp->tx_new; j = NEXT_TX(j)) {
  406. td = &sp->tx_desc[j];
  407. dma_sync_desc_cpu(dev, td);
  408. if (!(td->tdma.cntinfo & (HPCDMA_XIU)))
  409. break;
  410. if (!(td->tdma.cntinfo & (HPCDMA_ETXD))) {
  411. if (!(status & HPC3_ETXCTRL_ACTIVE)) {
  412. hregs->tx_ndptr = VIRT_TO_DMA(sp, td);
  413. hregs->tx_ctrl = HPC3_ETXCTRL_ACTIVE;
  414. }
  415. break;
  416. }
  417. dev->stats.tx_packets++;
  418. sp->tx_old = NEXT_TX(sp->tx_old);
  419. td->tdma.cntinfo &= ~(HPCDMA_XIU | HPCDMA_XIE);
  420. td->tdma.cntinfo |= HPCDMA_EOX;
  421. if (td->skb) {
  422. dev_kfree_skb_any(td->skb);
  423. td->skb = NULL;
  424. }
  425. dma_sync_desc_dev(dev, td);
  426. }
  427. }
  428. static irqreturn_t sgiseeq_interrupt(int irq, void *dev_id)
  429. {
  430. struct net_device *dev = (struct net_device *) dev_id;
  431. struct sgiseeq_private *sp = netdev_priv(dev);
  432. struct hpc3_ethregs *hregs = sp->hregs;
  433. struct sgiseeq_regs *sregs = sp->sregs;
  434. spin_lock(&sp->tx_lock);
  435. /* Ack the IRQ and set software state. */
  436. hregs->reset = HPC3_ERST_CLRIRQ;
  437. /* Always check for received packets. */
  438. sgiseeq_rx(dev, sp, hregs, sregs);
  439. /* Only check for tx acks if we have something queued. */
  440. if (sp->tx_old != sp->tx_new)
  441. sgiseeq_tx(dev, sp, hregs, sregs);
  442. if ((TX_BUFFS_AVAIL(sp) > 0) && netif_queue_stopped(dev)) {
  443. netif_wake_queue(dev);
  444. }
  445. spin_unlock(&sp->tx_lock);
  446. return IRQ_HANDLED;
  447. }
  448. static int sgiseeq_open(struct net_device *dev)
  449. {
  450. struct sgiseeq_private *sp = netdev_priv(dev);
  451. struct sgiseeq_regs *sregs = sp->sregs;
  452. unsigned int irq = dev->irq;
  453. int err;
  454. if (request_irq(irq, sgiseeq_interrupt, 0, sgiseeqstr, dev)) {
  455. printk(KERN_ERR "Seeq8003: Can't get irq %d\n", dev->irq);
  456. return -EAGAIN;
  457. }
  458. err = init_seeq(dev, sp, sregs);
  459. if (err)
  460. goto out_free_irq;
  461. netif_start_queue(dev);
  462. return 0;
  463. out_free_irq:
  464. free_irq(irq, dev);
  465. return err;
  466. }
  467. static int sgiseeq_close(struct net_device *dev)
  468. {
  469. struct sgiseeq_private *sp = netdev_priv(dev);
  470. struct sgiseeq_regs *sregs = sp->sregs;
  471. unsigned int irq = dev->irq;
  472. netif_stop_queue(dev);
  473. /* Shutdown the Seeq. */
  474. reset_hpc3_and_seeq(sp->hregs, sregs);
  475. free_irq(irq, dev);
  476. seeq_purge_ring(dev);
  477. return 0;
  478. }
  479. static inline int sgiseeq_reset(struct net_device *dev)
  480. {
  481. struct sgiseeq_private *sp = netdev_priv(dev);
  482. struct sgiseeq_regs *sregs = sp->sregs;
  483. int err;
  484. err = init_seeq(dev, sp, sregs);
  485. if (err)
  486. return err;
  487. dev->trans_start = jiffies; /* prevent tx timeout */
  488. netif_wake_queue(dev);
  489. return 0;
  490. }
  491. static int sgiseeq_start_xmit(struct sk_buff *skb, struct net_device *dev)
  492. {
  493. struct sgiseeq_private *sp = netdev_priv(dev);
  494. struct hpc3_ethregs *hregs = sp->hregs;
  495. unsigned long flags;
  496. struct sgiseeq_tx_desc *td;
  497. int len, entry;
  498. spin_lock_irqsave(&sp->tx_lock, flags);
  499. /* Setup... */
  500. len = skb->len;
  501. if (len < ETH_ZLEN) {
  502. if (skb_padto(skb, ETH_ZLEN)) {
  503. spin_unlock_irqrestore(&sp->tx_lock, flags);
  504. return NETDEV_TX_OK;
  505. }
  506. len = ETH_ZLEN;
  507. }
  508. dev->stats.tx_bytes += len;
  509. entry = sp->tx_new;
  510. td = &sp->tx_desc[entry];
  511. dma_sync_desc_cpu(dev, td);
  512. /* Create entry. There are so many races with adding a new
  513. * descriptor to the chain:
  514. * 1) Assume that the HPC is off processing a DMA chain while
  515. * we are changing all of the following.
  516. * 2) Do no allow the HPC to look at a new descriptor until
  517. * we have completely set up it's state. This means, do
  518. * not clear HPCDMA_EOX in the current last descritptor
  519. * until the one we are adding looks consistent and could
  520. * be processes right now.
  521. * 3) The tx interrupt code must notice when we've added a new
  522. * entry and the HPC got to the end of the chain before we
  523. * added this new entry and restarted it.
  524. */
  525. td->skb = skb;
  526. td->tdma.pbuf = dma_map_single(dev->dev.parent, skb->data,
  527. len, DMA_TO_DEVICE);
  528. td->tdma.cntinfo = (len & HPCDMA_BCNT) |
  529. HPCDMA_XIU | HPCDMA_EOXP | HPCDMA_XIE | HPCDMA_EOX;
  530. dma_sync_desc_dev(dev, td);
  531. if (sp->tx_old != sp->tx_new) {
  532. struct sgiseeq_tx_desc *backend;
  533. backend = &sp->tx_desc[PREV_TX(sp->tx_new)];
  534. dma_sync_desc_cpu(dev, backend);
  535. backend->tdma.cntinfo &= ~HPCDMA_EOX;
  536. dma_sync_desc_dev(dev, backend);
  537. }
  538. sp->tx_new = NEXT_TX(sp->tx_new); /* Advance. */
  539. /* Maybe kick the HPC back into motion. */
  540. if (!(hregs->tx_ctrl & HPC3_ETXCTRL_ACTIVE))
  541. kick_tx(dev, sp, hregs);
  542. if (!TX_BUFFS_AVAIL(sp))
  543. netif_stop_queue(dev);
  544. spin_unlock_irqrestore(&sp->tx_lock, flags);
  545. return NETDEV_TX_OK;
  546. }
  547. static void timeout(struct net_device *dev)
  548. {
  549. printk(KERN_NOTICE "%s: transmit timed out, resetting\n", dev->name);
  550. sgiseeq_reset(dev);
  551. dev->trans_start = jiffies; /* prevent tx timeout */
  552. netif_wake_queue(dev);
  553. }
  554. static void sgiseeq_set_multicast(struct net_device *dev)
  555. {
  556. struct sgiseeq_private *sp = netdev_priv(dev);
  557. unsigned char oldmode = sp->mode;
  558. if(dev->flags & IFF_PROMISC)
  559. sp->mode = SEEQ_RCMD_RANY;
  560. else if ((dev->flags & IFF_ALLMULTI) || !netdev_mc_empty(dev))
  561. sp->mode = SEEQ_RCMD_RBMCAST;
  562. else
  563. sp->mode = SEEQ_RCMD_RBCAST;
  564. /* XXX I know this sucks, but is there a better way to reprogram
  565. * XXX the receiver? At least, this shouldn't happen too often.
  566. */
  567. if (oldmode != sp->mode)
  568. sgiseeq_reset(dev);
  569. }
  570. static inline void setup_tx_ring(struct net_device *dev,
  571. struct sgiseeq_tx_desc *buf,
  572. int nbufs)
  573. {
  574. struct sgiseeq_private *sp = netdev_priv(dev);
  575. int i = 0;
  576. while (i < (nbufs - 1)) {
  577. buf[i].tdma.pnext = VIRT_TO_DMA(sp, buf + i + 1);
  578. buf[i].tdma.pbuf = 0;
  579. dma_sync_desc_dev(dev, &buf[i]);
  580. i++;
  581. }
  582. buf[i].tdma.pnext = VIRT_TO_DMA(sp, buf);
  583. dma_sync_desc_dev(dev, &buf[i]);
  584. }
  585. static inline void setup_rx_ring(struct net_device *dev,
  586. struct sgiseeq_rx_desc *buf,
  587. int nbufs)
  588. {
  589. struct sgiseeq_private *sp = netdev_priv(dev);
  590. int i = 0;
  591. while (i < (nbufs - 1)) {
  592. buf[i].rdma.pnext = VIRT_TO_DMA(sp, buf + i + 1);
  593. buf[i].rdma.pbuf = 0;
  594. dma_sync_desc_dev(dev, &buf[i]);
  595. i++;
  596. }
  597. buf[i].rdma.pbuf = 0;
  598. buf[i].rdma.pnext = VIRT_TO_DMA(sp, buf);
  599. dma_sync_desc_dev(dev, &buf[i]);
  600. }
  601. static const struct net_device_ops sgiseeq_netdev_ops = {
  602. .ndo_open = sgiseeq_open,
  603. .ndo_stop = sgiseeq_close,
  604. .ndo_start_xmit = sgiseeq_start_xmit,
  605. .ndo_tx_timeout = timeout,
  606. .ndo_set_rx_mode = sgiseeq_set_multicast,
  607. .ndo_set_mac_address = sgiseeq_set_mac_address,
  608. .ndo_change_mtu = eth_change_mtu,
  609. .ndo_validate_addr = eth_validate_addr,
  610. };
  611. static int sgiseeq_probe(struct platform_device *pdev)
  612. {
  613. struct sgiseeq_platform_data *pd = dev_get_platdata(&pdev->dev);
  614. struct hpc3_regs *hpcregs = pd->hpc;
  615. struct sgiseeq_init_block *sr;
  616. unsigned int irq = pd->irq;
  617. struct sgiseeq_private *sp;
  618. struct net_device *dev;
  619. int err;
  620. dev = alloc_etherdev(sizeof (struct sgiseeq_private));
  621. if (!dev) {
  622. err = -ENOMEM;
  623. goto err_out;
  624. }
  625. platform_set_drvdata(pdev, dev);
  626. sp = netdev_priv(dev);
  627. /* Make private data page aligned */
  628. sr = dma_alloc_noncoherent(&pdev->dev, sizeof(*sp->srings),
  629. &sp->srings_dma, GFP_KERNEL);
  630. if (!sr) {
  631. printk(KERN_ERR "Sgiseeq: Page alloc failed, aborting.\n");
  632. err = -ENOMEM;
  633. goto err_out_free_dev;
  634. }
  635. sp->srings = sr;
  636. sp->rx_desc = sp->srings->rxvector;
  637. sp->tx_desc = sp->srings->txvector;
  638. spin_lock_init(&sp->tx_lock);
  639. /* A couple calculations now, saves many cycles later. */
  640. setup_rx_ring(dev, sp->rx_desc, SEEQ_RX_BUFFERS);
  641. setup_tx_ring(dev, sp->tx_desc, SEEQ_TX_BUFFERS);
  642. memcpy(dev->dev_addr, pd->mac, ETH_ALEN);
  643. #ifdef DEBUG
  644. gpriv = sp;
  645. gdev = dev;
  646. #endif
  647. sp->sregs = (struct sgiseeq_regs *) &hpcregs->eth_ext[0];
  648. sp->hregs = &hpcregs->ethregs;
  649. sp->name = sgiseeqstr;
  650. sp->mode = SEEQ_RCMD_RBCAST;
  651. /* Setup PIO and DMA transfer timing */
  652. sp->hregs->pconfig = 0x161;
  653. sp->hregs->dconfig = HPC3_EDCFG_FIRQ | HPC3_EDCFG_FEOP |
  654. HPC3_EDCFG_FRXDC | HPC3_EDCFG_PTO | 0x026;
  655. /* Setup PIO and DMA transfer timing */
  656. sp->hregs->pconfig = 0x161;
  657. sp->hregs->dconfig = HPC3_EDCFG_FIRQ | HPC3_EDCFG_FEOP |
  658. HPC3_EDCFG_FRXDC | HPC3_EDCFG_PTO | 0x026;
  659. /* Reset the chip. */
  660. hpc3_eth_reset(sp->hregs);
  661. sp->is_edlc = !(sp->sregs->rw.rregs.collision_tx[0] & 0xff);
  662. if (sp->is_edlc)
  663. sp->control = SEEQ_CTRL_XCNT | SEEQ_CTRL_ACCNT |
  664. SEEQ_CTRL_SFLAG | SEEQ_CTRL_ESHORT |
  665. SEEQ_CTRL_ENCARR;
  666. dev->netdev_ops = &sgiseeq_netdev_ops;
  667. dev->watchdog_timeo = (200 * HZ) / 1000;
  668. dev->irq = irq;
  669. if (register_netdev(dev)) {
  670. printk(KERN_ERR "Sgiseeq: Cannot register net device, "
  671. "aborting.\n");
  672. err = -ENODEV;
  673. goto err_out_free_page;
  674. }
  675. printk(KERN_INFO "%s: %s %pM\n", dev->name, sgiseeqstr, dev->dev_addr);
  676. return 0;
  677. err_out_free_page:
  678. free_page((unsigned long) sp->srings);
  679. err_out_free_dev:
  680. free_netdev(dev);
  681. err_out:
  682. return err;
  683. }
  684. static int __exit sgiseeq_remove(struct platform_device *pdev)
  685. {
  686. struct net_device *dev = platform_get_drvdata(pdev);
  687. struct sgiseeq_private *sp = netdev_priv(dev);
  688. unregister_netdev(dev);
  689. dma_free_noncoherent(&pdev->dev, sizeof(*sp->srings), sp->srings,
  690. sp->srings_dma);
  691. free_netdev(dev);
  692. return 0;
  693. }
  694. static struct platform_driver sgiseeq_driver = {
  695. .probe = sgiseeq_probe,
  696. .remove = __exit_p(sgiseeq_remove),
  697. .driver = {
  698. .name = "sgiseeq",
  699. }
  700. };
  701. module_platform_driver(sgiseeq_driver);
  702. MODULE_DESCRIPTION("SGI Seeq 8003 driver");
  703. MODULE_AUTHOR("Linux/MIPS Mailing List <linux-mips@linux-mips.org>");
  704. MODULE_LICENSE("GPL");
  705. MODULE_ALIAS("platform:sgiseeq");