nvm.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863
  1. /******************************************************************************
  2. *
  3. * This file is provided under a dual BSD/GPLv2 license. When using or
  4. * redistributing this file, you may do so under either license.
  5. *
  6. * GPL LICENSE SUMMARY
  7. *
  8. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  9. * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of version 2 of the GNU General Public License as
  13. * published by the Free Software Foundation.
  14. *
  15. * This program is distributed in the hope that it will be useful, but
  16. * WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18. * General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  23. * USA
  24. *
  25. * The full GNU General Public License is included in this distribution
  26. * in the file called COPYING.
  27. *
  28. * Contact Information:
  29. * Intel Linux Wireless <ilw@linux.intel.com>
  30. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  31. *
  32. * BSD LICENSE
  33. *
  34. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  35. * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
  36. * All rights reserved.
  37. *
  38. * Redistribution and use in source and binary forms, with or without
  39. * modification, are permitted provided that the following conditions
  40. * are met:
  41. *
  42. * * Redistributions of source code must retain the above copyright
  43. * notice, this list of conditions and the following disclaimer.
  44. * * Redistributions in binary form must reproduce the above copyright
  45. * notice, this list of conditions and the following disclaimer in
  46. * the documentation and/or other materials provided with the
  47. * distribution.
  48. * * Neither the name Intel Corporation nor the names of its
  49. * contributors may be used to endorse or promote products derived
  50. * from this software without specific prior written permission.
  51. *
  52. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  53. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  54. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  55. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  56. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  57. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  58. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  59. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  60. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  61. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  62. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  63. *
  64. *****************************************************************************/
  65. #include <linux/firmware.h>
  66. #include <linux/rtnetlink.h>
  67. #include <linux/pci.h>
  68. #include <linux/acpi.h>
  69. #include "iwl-trans.h"
  70. #include "iwl-csr.h"
  71. #include "mvm.h"
  72. #include "iwl-eeprom-parse.h"
  73. #include "iwl-eeprom-read.h"
  74. #include "iwl-nvm-parse.h"
  75. #include "iwl-prph.h"
  76. /* Default NVM size to read */
  77. #define IWL_NVM_DEFAULT_CHUNK_SIZE (2*1024)
  78. #define IWL_MAX_NVM_SECTION_SIZE 0x1b58
  79. #define IWL_MAX_NVM_8000_SECTION_SIZE 0x1ffc
  80. #define NVM_WRITE_OPCODE 1
  81. #define NVM_READ_OPCODE 0
  82. /* load nvm chunk response */
  83. enum {
  84. READ_NVM_CHUNK_SUCCEED = 0,
  85. READ_NVM_CHUNK_NOT_VALID_ADDRESS = 1
  86. };
  87. /*
  88. * prepare the NVM host command w/ the pointers to the nvm buffer
  89. * and send it to fw
  90. */
  91. static int iwl_nvm_write_chunk(struct iwl_mvm *mvm, u16 section,
  92. u16 offset, u16 length, const u8 *data)
  93. {
  94. struct iwl_nvm_access_cmd nvm_access_cmd = {
  95. .offset = cpu_to_le16(offset),
  96. .length = cpu_to_le16(length),
  97. .type = cpu_to_le16(section),
  98. .op_code = NVM_WRITE_OPCODE,
  99. };
  100. struct iwl_host_cmd cmd = {
  101. .id = NVM_ACCESS_CMD,
  102. .len = { sizeof(struct iwl_nvm_access_cmd), length },
  103. .flags = CMD_SEND_IN_RFKILL,
  104. .data = { &nvm_access_cmd, data },
  105. /* data may come from vmalloc, so use _DUP */
  106. .dataflags = { 0, IWL_HCMD_DFL_DUP },
  107. };
  108. return iwl_mvm_send_cmd(mvm, &cmd);
  109. }
  110. static int iwl_nvm_read_chunk(struct iwl_mvm *mvm, u16 section,
  111. u16 offset, u16 length, u8 *data)
  112. {
  113. struct iwl_nvm_access_cmd nvm_access_cmd = {
  114. .offset = cpu_to_le16(offset),
  115. .length = cpu_to_le16(length),
  116. .type = cpu_to_le16(section),
  117. .op_code = NVM_READ_OPCODE,
  118. };
  119. struct iwl_nvm_access_resp *nvm_resp;
  120. struct iwl_rx_packet *pkt;
  121. struct iwl_host_cmd cmd = {
  122. .id = NVM_ACCESS_CMD,
  123. .flags = CMD_WANT_SKB | CMD_SEND_IN_RFKILL,
  124. .data = { &nvm_access_cmd, },
  125. };
  126. int ret, bytes_read, offset_read;
  127. u8 *resp_data;
  128. cmd.len[0] = sizeof(struct iwl_nvm_access_cmd);
  129. ret = iwl_mvm_send_cmd(mvm, &cmd);
  130. if (ret)
  131. return ret;
  132. pkt = cmd.resp_pkt;
  133. /* Extract NVM response */
  134. nvm_resp = (void *)pkt->data;
  135. ret = le16_to_cpu(nvm_resp->status);
  136. bytes_read = le16_to_cpu(nvm_resp->length);
  137. offset_read = le16_to_cpu(nvm_resp->offset);
  138. resp_data = nvm_resp->data;
  139. if (ret) {
  140. if ((offset != 0) &&
  141. (ret == READ_NVM_CHUNK_NOT_VALID_ADDRESS)) {
  142. /*
  143. * meaning of NOT_VALID_ADDRESS:
  144. * driver try to read chunk from address that is
  145. * multiple of 2K and got an error since addr is empty.
  146. * meaning of (offset != 0): driver already
  147. * read valid data from another chunk so this case
  148. * is not an error.
  149. */
  150. IWL_DEBUG_EEPROM(mvm->trans->dev,
  151. "NVM access command failed on offset 0x%x since that section size is multiple 2K\n",
  152. offset);
  153. ret = 0;
  154. } else {
  155. IWL_DEBUG_EEPROM(mvm->trans->dev,
  156. "NVM access command failed with status %d (device: %s)\n",
  157. ret, mvm->cfg->name);
  158. ret = -EIO;
  159. }
  160. goto exit;
  161. }
  162. if (offset_read != offset) {
  163. IWL_ERR(mvm, "NVM ACCESS response with invalid offset %d\n",
  164. offset_read);
  165. ret = -EINVAL;
  166. goto exit;
  167. }
  168. /* Write data to NVM */
  169. memcpy(data + offset, resp_data, bytes_read);
  170. ret = bytes_read;
  171. exit:
  172. iwl_free_resp(&cmd);
  173. return ret;
  174. }
  175. static int iwl_nvm_write_section(struct iwl_mvm *mvm, u16 section,
  176. const u8 *data, u16 length)
  177. {
  178. int offset = 0;
  179. /* copy data in chunks of 2k (and remainder if any) */
  180. while (offset < length) {
  181. int chunk_size, ret;
  182. chunk_size = min(IWL_NVM_DEFAULT_CHUNK_SIZE,
  183. length - offset);
  184. ret = iwl_nvm_write_chunk(mvm, section, offset,
  185. chunk_size, data + offset);
  186. if (ret < 0)
  187. return ret;
  188. offset += chunk_size;
  189. }
  190. return 0;
  191. }
  192. /*
  193. * Reads an NVM section completely.
  194. * NICs prior to 7000 family doesn't have a real NVM, but just read
  195. * section 0 which is the EEPROM. Because the EEPROM reading is unlimited
  196. * by uCode, we need to manually check in this case that we don't
  197. * overflow and try to read more than the EEPROM size.
  198. * For 7000 family NICs, we supply the maximal size we can read, and
  199. * the uCode fills the response with as much data as we can,
  200. * without overflowing, so no check is needed.
  201. */
  202. static int iwl_nvm_read_section(struct iwl_mvm *mvm, u16 section,
  203. u8 *data, u32 size_read)
  204. {
  205. u16 length, offset = 0;
  206. int ret;
  207. /* Set nvm section read length */
  208. length = IWL_NVM_DEFAULT_CHUNK_SIZE;
  209. ret = length;
  210. /* Read the NVM until exhausted (reading less than requested) */
  211. while (ret == length) {
  212. /* Check no memory assumptions fail and cause an overflow */
  213. if ((size_read + offset + length) >
  214. mvm->cfg->base_params->eeprom_size) {
  215. IWL_ERR(mvm, "EEPROM size is too small for NVM\n");
  216. return -ENOBUFS;
  217. }
  218. ret = iwl_nvm_read_chunk(mvm, section, offset, length, data);
  219. if (ret < 0) {
  220. IWL_DEBUG_EEPROM(mvm->trans->dev,
  221. "Cannot read NVM from section %d offset %d, length %d\n",
  222. section, offset, length);
  223. return ret;
  224. }
  225. offset += ret;
  226. }
  227. IWL_DEBUG_EEPROM(mvm->trans->dev,
  228. "NVM section %d read completed\n", section);
  229. return offset;
  230. }
  231. static struct iwl_nvm_data *
  232. iwl_parse_nvm_sections(struct iwl_mvm *mvm)
  233. {
  234. struct iwl_nvm_section *sections = mvm->nvm_sections;
  235. const __le16 *hw, *sw, *calib, *regulatory, *mac_override, *phy_sku;
  236. bool lar_enabled;
  237. u32 mac_addr0, mac_addr1;
  238. /* Checking for required sections */
  239. if (mvm->trans->cfg->device_family != IWL_DEVICE_FAMILY_8000) {
  240. if (!mvm->nvm_sections[NVM_SECTION_TYPE_SW].data ||
  241. !mvm->nvm_sections[mvm->cfg->nvm_hw_section_num].data) {
  242. IWL_ERR(mvm, "Can't parse empty OTP/NVM sections\n");
  243. return NULL;
  244. }
  245. } else {
  246. /* SW and REGULATORY sections are mandatory */
  247. if (!mvm->nvm_sections[NVM_SECTION_TYPE_SW].data ||
  248. !mvm->nvm_sections[NVM_SECTION_TYPE_REGULATORY].data) {
  249. IWL_ERR(mvm,
  250. "Can't parse empty family 8000 OTP/NVM sections\n");
  251. return NULL;
  252. }
  253. /* MAC_OVERRIDE or at least HW section must exist */
  254. if (!mvm->nvm_sections[mvm->cfg->nvm_hw_section_num].data &&
  255. !mvm->nvm_sections[NVM_SECTION_TYPE_MAC_OVERRIDE].data) {
  256. IWL_ERR(mvm,
  257. "Can't parse mac_address, empty sections\n");
  258. return NULL;
  259. }
  260. /* PHY_SKU section is mandatory in B0 */
  261. if (!mvm->nvm_sections[NVM_SECTION_TYPE_PHY_SKU].data) {
  262. IWL_ERR(mvm,
  263. "Can't parse phy_sku in B0, empty sections\n");
  264. return NULL;
  265. }
  266. }
  267. if (WARN_ON(!mvm->cfg))
  268. return NULL;
  269. /* read the mac address from WFMP registers */
  270. mac_addr0 = iwl_trans_read_prph(mvm->trans, WFMP_MAC_ADDR_0);
  271. mac_addr1 = iwl_trans_read_prph(mvm->trans, WFMP_MAC_ADDR_1);
  272. hw = (const __le16 *)sections[mvm->cfg->nvm_hw_section_num].data;
  273. sw = (const __le16 *)sections[NVM_SECTION_TYPE_SW].data;
  274. calib = (const __le16 *)sections[NVM_SECTION_TYPE_CALIBRATION].data;
  275. regulatory = (const __le16 *)sections[NVM_SECTION_TYPE_REGULATORY].data;
  276. mac_override =
  277. (const __le16 *)sections[NVM_SECTION_TYPE_MAC_OVERRIDE].data;
  278. phy_sku = (const __le16 *)sections[NVM_SECTION_TYPE_PHY_SKU].data;
  279. lar_enabled = !iwlwifi_mod_params.lar_disable &&
  280. fw_has_capa(&mvm->fw->ucode_capa,
  281. IWL_UCODE_TLV_CAPA_LAR_SUPPORT);
  282. return iwl_parse_nvm_data(mvm->trans->dev, mvm->cfg, hw, sw, calib,
  283. regulatory, mac_override, phy_sku,
  284. mvm->fw->valid_tx_ant, mvm->fw->valid_rx_ant,
  285. lar_enabled, mac_addr0, mac_addr1,
  286. mvm->trans->hw_id);
  287. }
  288. #define MAX_NVM_FILE_LEN 16384
  289. /*
  290. * Reads external NVM from a file into mvm->nvm_sections
  291. *
  292. * HOW TO CREATE THE NVM FILE FORMAT:
  293. * ------------------------------
  294. * 1. create hex file, format:
  295. * 3800 -> header
  296. * 0000 -> header
  297. * 5a40 -> data
  298. *
  299. * rev - 6 bit (word1)
  300. * len - 10 bit (word1)
  301. * id - 4 bit (word2)
  302. * rsv - 12 bit (word2)
  303. *
  304. * 2. flip 8bits with 8 bits per line to get the right NVM file format
  305. *
  306. * 3. create binary file from the hex file
  307. *
  308. * 4. save as "iNVM_xxx.bin" under /lib/firmware
  309. */
  310. static int iwl_mvm_read_external_nvm(struct iwl_mvm *mvm)
  311. {
  312. int ret, section_size;
  313. u16 section_id;
  314. const struct firmware *fw_entry;
  315. const struct {
  316. __le16 word1;
  317. __le16 word2;
  318. u8 data[];
  319. } *file_sec;
  320. const u8 *eof, *temp;
  321. int max_section_size;
  322. const __le32 *dword_buff;
  323. #define NVM_WORD1_LEN(x) (8 * (x & 0x03FF))
  324. #define NVM_WORD2_ID(x) (x >> 12)
  325. #define NVM_WORD2_LEN_FAMILY_8000(x) (2 * ((x & 0xFF) << 8 | x >> 8))
  326. #define NVM_WORD1_ID_FAMILY_8000(x) (x >> 4)
  327. #define NVM_HEADER_0 (0x2A504C54)
  328. #define NVM_HEADER_1 (0x4E564D2A)
  329. #define NVM_HEADER_SIZE (4 * sizeof(u32))
  330. IWL_DEBUG_EEPROM(mvm->trans->dev, "Read from external NVM\n");
  331. /* Maximal size depends on HW family and step */
  332. if (mvm->trans->cfg->device_family != IWL_DEVICE_FAMILY_8000)
  333. max_section_size = IWL_MAX_NVM_SECTION_SIZE;
  334. else
  335. max_section_size = IWL_MAX_NVM_8000_SECTION_SIZE;
  336. /*
  337. * Obtain NVM image via request_firmware. Since we already used
  338. * request_firmware_nowait() for the firmware binary load and only
  339. * get here after that we assume the NVM request can be satisfied
  340. * synchronously.
  341. */
  342. ret = request_firmware(&fw_entry, mvm->nvm_file_name,
  343. mvm->trans->dev);
  344. if (ret) {
  345. IWL_ERR(mvm, "ERROR: %s isn't available %d\n",
  346. mvm->nvm_file_name, ret);
  347. return ret;
  348. }
  349. IWL_INFO(mvm, "Loaded NVM file %s (%zu bytes)\n",
  350. mvm->nvm_file_name, fw_entry->size);
  351. if (fw_entry->size > MAX_NVM_FILE_LEN) {
  352. IWL_ERR(mvm, "NVM file too large\n");
  353. ret = -EINVAL;
  354. goto out;
  355. }
  356. eof = fw_entry->data + fw_entry->size;
  357. dword_buff = (__le32 *)fw_entry->data;
  358. /* some NVM file will contain a header.
  359. * The header is identified by 2 dwords header as follow:
  360. * dword[0] = 0x2A504C54
  361. * dword[1] = 0x4E564D2A
  362. *
  363. * This header must be skipped when providing the NVM data to the FW.
  364. */
  365. if (fw_entry->size > NVM_HEADER_SIZE &&
  366. dword_buff[0] == cpu_to_le32(NVM_HEADER_0) &&
  367. dword_buff[1] == cpu_to_le32(NVM_HEADER_1)) {
  368. file_sec = (void *)(fw_entry->data + NVM_HEADER_SIZE);
  369. IWL_INFO(mvm, "NVM Version %08X\n", le32_to_cpu(dword_buff[2]));
  370. IWL_INFO(mvm, "NVM Manufacturing date %08X\n",
  371. le32_to_cpu(dword_buff[3]));
  372. /* nvm file validation, dword_buff[2] holds the file version */
  373. if ((CSR_HW_REV_STEP(mvm->trans->hw_rev) == SILICON_C_STEP &&
  374. le32_to_cpu(dword_buff[2]) < 0xE4A) ||
  375. (CSR_HW_REV_STEP(mvm->trans->hw_rev) == SILICON_B_STEP &&
  376. le32_to_cpu(dword_buff[2]) >= 0xE4A)) {
  377. ret = -EFAULT;
  378. goto out;
  379. }
  380. } else {
  381. file_sec = (void *)fw_entry->data;
  382. }
  383. while (true) {
  384. if (file_sec->data > eof) {
  385. IWL_ERR(mvm,
  386. "ERROR - NVM file too short for section header\n");
  387. ret = -EINVAL;
  388. break;
  389. }
  390. /* check for EOF marker */
  391. if (!file_sec->word1 && !file_sec->word2) {
  392. ret = 0;
  393. break;
  394. }
  395. if (mvm->trans->cfg->device_family != IWL_DEVICE_FAMILY_8000) {
  396. section_size =
  397. 2 * NVM_WORD1_LEN(le16_to_cpu(file_sec->word1));
  398. section_id = NVM_WORD2_ID(le16_to_cpu(file_sec->word2));
  399. } else {
  400. section_size = 2 * NVM_WORD2_LEN_FAMILY_8000(
  401. le16_to_cpu(file_sec->word2));
  402. section_id = NVM_WORD1_ID_FAMILY_8000(
  403. le16_to_cpu(file_sec->word1));
  404. }
  405. if (section_size > max_section_size) {
  406. IWL_ERR(mvm, "ERROR - section too large (%d)\n",
  407. section_size);
  408. ret = -EINVAL;
  409. break;
  410. }
  411. if (!section_size) {
  412. IWL_ERR(mvm, "ERROR - section empty\n");
  413. ret = -EINVAL;
  414. break;
  415. }
  416. if (file_sec->data + section_size > eof) {
  417. IWL_ERR(mvm,
  418. "ERROR - NVM file too short for section (%d bytes)\n",
  419. section_size);
  420. ret = -EINVAL;
  421. break;
  422. }
  423. if (WARN(section_id >= NVM_MAX_NUM_SECTIONS,
  424. "Invalid NVM section ID %d\n", section_id)) {
  425. ret = -EINVAL;
  426. break;
  427. }
  428. temp = kmemdup(file_sec->data, section_size, GFP_KERNEL);
  429. if (!temp) {
  430. ret = -ENOMEM;
  431. break;
  432. }
  433. kfree(mvm->nvm_sections[section_id].data);
  434. mvm->nvm_sections[section_id].data = temp;
  435. mvm->nvm_sections[section_id].length = section_size;
  436. /* advance to the next section */
  437. file_sec = (void *)(file_sec->data + section_size);
  438. }
  439. out:
  440. release_firmware(fw_entry);
  441. return ret;
  442. }
  443. /* Loads the NVM data stored in mvm->nvm_sections into the NIC */
  444. int iwl_mvm_load_nvm_to_nic(struct iwl_mvm *mvm)
  445. {
  446. int i, ret = 0;
  447. struct iwl_nvm_section *sections = mvm->nvm_sections;
  448. IWL_DEBUG_EEPROM(mvm->trans->dev, "'Write to NVM\n");
  449. for (i = 0; i < ARRAY_SIZE(mvm->nvm_sections); i++) {
  450. if (!mvm->nvm_sections[i].data || !mvm->nvm_sections[i].length)
  451. continue;
  452. ret = iwl_nvm_write_section(mvm, i, sections[i].data,
  453. sections[i].length);
  454. if (ret < 0) {
  455. IWL_ERR(mvm, "iwl_mvm_send_cmd failed: %d\n", ret);
  456. break;
  457. }
  458. }
  459. return ret;
  460. }
  461. int iwl_nvm_init(struct iwl_mvm *mvm, bool read_nvm_from_nic)
  462. {
  463. int ret, section;
  464. u32 size_read = 0;
  465. u8 *nvm_buffer, *temp;
  466. const char *nvm_file_B = mvm->cfg->default_nvm_file_B_step;
  467. const char *nvm_file_C = mvm->cfg->default_nvm_file_C_step;
  468. if (WARN_ON_ONCE(mvm->cfg->nvm_hw_section_num >= NVM_MAX_NUM_SECTIONS))
  469. return -EINVAL;
  470. /* load NVM values from nic */
  471. if (read_nvm_from_nic) {
  472. /* Read From FW NVM */
  473. IWL_DEBUG_EEPROM(mvm->trans->dev, "Read from NVM\n");
  474. nvm_buffer = kmalloc(mvm->cfg->base_params->eeprom_size,
  475. GFP_KERNEL);
  476. if (!nvm_buffer)
  477. return -ENOMEM;
  478. for (section = 0; section < NVM_MAX_NUM_SECTIONS; section++) {
  479. /* we override the constness for initial read */
  480. ret = iwl_nvm_read_section(mvm, section, nvm_buffer,
  481. size_read);
  482. if (ret < 0)
  483. continue;
  484. size_read += ret;
  485. temp = kmemdup(nvm_buffer, ret, GFP_KERNEL);
  486. if (!temp) {
  487. ret = -ENOMEM;
  488. break;
  489. }
  490. mvm->nvm_sections[section].data = temp;
  491. mvm->nvm_sections[section].length = ret;
  492. #ifdef CONFIG_IWLWIFI_DEBUGFS
  493. switch (section) {
  494. case NVM_SECTION_TYPE_SW:
  495. mvm->nvm_sw_blob.data = temp;
  496. mvm->nvm_sw_blob.size = ret;
  497. break;
  498. case NVM_SECTION_TYPE_CALIBRATION:
  499. mvm->nvm_calib_blob.data = temp;
  500. mvm->nvm_calib_blob.size = ret;
  501. break;
  502. case NVM_SECTION_TYPE_PRODUCTION:
  503. mvm->nvm_prod_blob.data = temp;
  504. mvm->nvm_prod_blob.size = ret;
  505. break;
  506. case NVM_SECTION_TYPE_PHY_SKU:
  507. mvm->nvm_phy_sku_blob.data = temp;
  508. mvm->nvm_phy_sku_blob.size = ret;
  509. break;
  510. default:
  511. if (section == mvm->cfg->nvm_hw_section_num) {
  512. mvm->nvm_hw_blob.data = temp;
  513. mvm->nvm_hw_blob.size = ret;
  514. break;
  515. }
  516. }
  517. #endif
  518. }
  519. if (!size_read)
  520. IWL_ERR(mvm, "OTP is blank\n");
  521. kfree(nvm_buffer);
  522. }
  523. /* Only if PNVM selected in the mod param - load external NVM */
  524. if (mvm->nvm_file_name) {
  525. /* read External NVM file from the mod param */
  526. ret = iwl_mvm_read_external_nvm(mvm);
  527. if (ret) {
  528. /* choose the nvm_file name according to the
  529. * HW step
  530. */
  531. if (CSR_HW_REV_STEP(mvm->trans->hw_rev) ==
  532. SILICON_B_STEP)
  533. mvm->nvm_file_name = nvm_file_B;
  534. else
  535. mvm->nvm_file_name = nvm_file_C;
  536. if (ret == -EFAULT && mvm->nvm_file_name) {
  537. /* in case nvm file was failed try again */
  538. ret = iwl_mvm_read_external_nvm(mvm);
  539. if (ret)
  540. return ret;
  541. } else {
  542. return ret;
  543. }
  544. }
  545. }
  546. /* parse the relevant nvm sections */
  547. mvm->nvm_data = iwl_parse_nvm_sections(mvm);
  548. if (!mvm->nvm_data)
  549. return -ENODATA;
  550. IWL_DEBUG_EEPROM(mvm->trans->dev, "nvm version = %x\n",
  551. mvm->nvm_data->nvm_version);
  552. return 0;
  553. }
  554. struct iwl_mcc_update_resp *
  555. iwl_mvm_update_mcc(struct iwl_mvm *mvm, const char *alpha2,
  556. enum iwl_mcc_source src_id)
  557. {
  558. struct iwl_mcc_update_cmd mcc_update_cmd = {
  559. .mcc = cpu_to_le16(alpha2[0] << 8 | alpha2[1]),
  560. .source_id = (u8)src_id,
  561. };
  562. struct iwl_mcc_update_resp *mcc_resp, *resp_cp = NULL;
  563. struct iwl_rx_packet *pkt;
  564. struct iwl_host_cmd cmd = {
  565. .id = MCC_UPDATE_CMD,
  566. .flags = CMD_WANT_SKB,
  567. .data = { &mcc_update_cmd },
  568. };
  569. int ret;
  570. u32 status;
  571. int resp_len, n_channels;
  572. u16 mcc;
  573. if (WARN_ON_ONCE(!iwl_mvm_is_lar_supported(mvm)))
  574. return ERR_PTR(-EOPNOTSUPP);
  575. cmd.len[0] = sizeof(struct iwl_mcc_update_cmd);
  576. IWL_DEBUG_LAR(mvm, "send MCC update to FW with '%c%c' src = %d\n",
  577. alpha2[0], alpha2[1], src_id);
  578. ret = iwl_mvm_send_cmd(mvm, &cmd);
  579. if (ret)
  580. return ERR_PTR(ret);
  581. pkt = cmd.resp_pkt;
  582. /* Extract MCC response */
  583. mcc_resp = (void *)pkt->data;
  584. status = le32_to_cpu(mcc_resp->status);
  585. mcc = le16_to_cpu(mcc_resp->mcc);
  586. /* W/A for a FW/NVM issue - returns 0x00 for the world domain */
  587. if (mcc == 0) {
  588. mcc = 0x3030; /* "00" - world */
  589. mcc_resp->mcc = cpu_to_le16(mcc);
  590. }
  591. n_channels = __le32_to_cpu(mcc_resp->n_channels);
  592. IWL_DEBUG_LAR(mvm,
  593. "MCC response status: 0x%x. new MCC: 0x%x ('%c%c') n_chans: %d\n",
  594. status, mcc, mcc >> 8, mcc & 0xff, n_channels);
  595. resp_len = sizeof(*mcc_resp) + n_channels * sizeof(__le32);
  596. resp_cp = kmemdup(mcc_resp, resp_len, GFP_KERNEL);
  597. if (!resp_cp) {
  598. ret = -ENOMEM;
  599. goto exit;
  600. }
  601. ret = 0;
  602. exit:
  603. iwl_free_resp(&cmd);
  604. if (ret)
  605. return ERR_PTR(ret);
  606. return resp_cp;
  607. }
  608. #ifdef CONFIG_ACPI
  609. #define WRD_METHOD "WRDD"
  610. #define WRDD_WIFI (0x07)
  611. #define WRDD_WIGIG (0x10)
  612. static u32 iwl_mvm_wrdd_get_mcc(struct iwl_mvm *mvm, union acpi_object *wrdd)
  613. {
  614. union acpi_object *mcc_pkg, *domain_type, *mcc_value;
  615. u32 i;
  616. if (wrdd->type != ACPI_TYPE_PACKAGE ||
  617. wrdd->package.count < 2 ||
  618. wrdd->package.elements[0].type != ACPI_TYPE_INTEGER ||
  619. wrdd->package.elements[0].integer.value != 0) {
  620. IWL_DEBUG_LAR(mvm, "Unsupported wrdd structure\n");
  621. return 0;
  622. }
  623. for (i = 1 ; i < wrdd->package.count ; ++i) {
  624. mcc_pkg = &wrdd->package.elements[i];
  625. if (mcc_pkg->type != ACPI_TYPE_PACKAGE ||
  626. mcc_pkg->package.count < 2 ||
  627. mcc_pkg->package.elements[0].type != ACPI_TYPE_INTEGER ||
  628. mcc_pkg->package.elements[1].type != ACPI_TYPE_INTEGER) {
  629. mcc_pkg = NULL;
  630. continue;
  631. }
  632. domain_type = &mcc_pkg->package.elements[0];
  633. if (domain_type->integer.value == WRDD_WIFI)
  634. break;
  635. mcc_pkg = NULL;
  636. }
  637. if (mcc_pkg) {
  638. mcc_value = &mcc_pkg->package.elements[1];
  639. return mcc_value->integer.value;
  640. }
  641. return 0;
  642. }
  643. static int iwl_mvm_get_bios_mcc(struct iwl_mvm *mvm, char *mcc)
  644. {
  645. acpi_handle root_handle;
  646. acpi_handle handle;
  647. struct acpi_buffer wrdd = {ACPI_ALLOCATE_BUFFER, NULL};
  648. acpi_status status;
  649. u32 mcc_val;
  650. struct pci_dev *pdev = to_pci_dev(mvm->dev);
  651. root_handle = ACPI_HANDLE(&pdev->dev);
  652. if (!root_handle) {
  653. IWL_DEBUG_LAR(mvm,
  654. "Could not retrieve root port ACPI handle\n");
  655. return -ENOENT;
  656. }
  657. /* Get the method's handle */
  658. status = acpi_get_handle(root_handle, (acpi_string)WRD_METHOD, &handle);
  659. if (ACPI_FAILURE(status)) {
  660. IWL_DEBUG_LAR(mvm, "WRD method not found\n");
  661. return -ENOENT;
  662. }
  663. /* Call WRDD with no arguments */
  664. status = acpi_evaluate_object(handle, NULL, NULL, &wrdd);
  665. if (ACPI_FAILURE(status)) {
  666. IWL_DEBUG_LAR(mvm, "WRDC invocation failed (0x%x)\n", status);
  667. return -ENOENT;
  668. }
  669. mcc_val = iwl_mvm_wrdd_get_mcc(mvm, wrdd.pointer);
  670. kfree(wrdd.pointer);
  671. if (!mcc_val)
  672. return -ENOENT;
  673. mcc[0] = (mcc_val >> 8) & 0xff;
  674. mcc[1] = mcc_val & 0xff;
  675. mcc[2] = '\0';
  676. return 0;
  677. }
  678. #else /* CONFIG_ACPI */
  679. static int iwl_mvm_get_bios_mcc(struct iwl_mvm *mvm, char *mcc)
  680. {
  681. return -ENOENT;
  682. }
  683. #endif
  684. int iwl_mvm_init_mcc(struct iwl_mvm *mvm)
  685. {
  686. bool tlv_lar;
  687. bool nvm_lar;
  688. int retval;
  689. struct ieee80211_regdomain *regd;
  690. char mcc[3];
  691. if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_8000) {
  692. tlv_lar = fw_has_capa(&mvm->fw->ucode_capa,
  693. IWL_UCODE_TLV_CAPA_LAR_SUPPORT);
  694. nvm_lar = mvm->nvm_data->lar_enabled;
  695. if (tlv_lar != nvm_lar)
  696. IWL_INFO(mvm,
  697. "Conflict between TLV & NVM regarding enabling LAR (TLV = %s NVM =%s)\n",
  698. tlv_lar ? "enabled" : "disabled",
  699. nvm_lar ? "enabled" : "disabled");
  700. }
  701. if (!iwl_mvm_is_lar_supported(mvm))
  702. return 0;
  703. /*
  704. * try to replay the last set MCC to FW. If it doesn't exist,
  705. * queue an update to cfg80211 to retrieve the default alpha2 from FW.
  706. */
  707. retval = iwl_mvm_init_fw_regd(mvm);
  708. if (retval != -ENOENT)
  709. return retval;
  710. /*
  711. * Driver regulatory hint for initial update, this also informs the
  712. * firmware we support wifi location updates.
  713. * Disallow scans that might crash the FW while the LAR regdomain
  714. * is not set.
  715. */
  716. mvm->lar_regdom_set = false;
  717. regd = iwl_mvm_get_current_regdomain(mvm, NULL);
  718. if (IS_ERR_OR_NULL(regd))
  719. return -EIO;
  720. if (iwl_mvm_is_wifi_mcc_supported(mvm) &&
  721. !iwl_mvm_get_bios_mcc(mvm, mcc)) {
  722. kfree(regd);
  723. regd = iwl_mvm_get_regdomain(mvm->hw->wiphy, mcc,
  724. MCC_SOURCE_BIOS, NULL);
  725. if (IS_ERR_OR_NULL(regd))
  726. return -EIO;
  727. }
  728. retval = regulatory_set_wiphy_regd_sync_rtnl(mvm->hw->wiphy, regd);
  729. kfree(regd);
  730. return retval;
  731. }
  732. void iwl_mvm_rx_chub_update_mcc(struct iwl_mvm *mvm,
  733. struct iwl_rx_cmd_buffer *rxb)
  734. {
  735. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  736. struct iwl_mcc_chub_notif *notif = (void *)pkt->data;
  737. enum iwl_mcc_source src;
  738. char mcc[3];
  739. struct ieee80211_regdomain *regd;
  740. lockdep_assert_held(&mvm->mutex);
  741. if (WARN_ON_ONCE(!iwl_mvm_is_lar_supported(mvm)))
  742. return;
  743. mcc[0] = notif->mcc >> 8;
  744. mcc[1] = notif->mcc & 0xff;
  745. mcc[2] = '\0';
  746. src = notif->source_id;
  747. IWL_DEBUG_LAR(mvm,
  748. "RX: received chub update mcc cmd (mcc '%s' src %d)\n",
  749. mcc, src);
  750. regd = iwl_mvm_get_regdomain(mvm->hw->wiphy, mcc, src, NULL);
  751. if (IS_ERR_OR_NULL(regd))
  752. return;
  753. regulatory_set_wiphy_regd(mvm->hw->wiphy, regd);
  754. kfree(regd);
  755. }