m32r_pcc.h 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /*
  2. * Copyright (C) 2001 by Hiroyuki Kondo
  3. */
  4. #define M32R_MAX_PCC 2
  5. /*
  6. * M32R PC Card Controller
  7. */
  8. #define M32R_PCC0_BASE 0x00ef7000
  9. #define M32R_PCC1_BASE 0x00ef7020
  10. /*
  11. * Register offsets
  12. */
  13. #define PCCR 0x00
  14. #define PCADR 0x04
  15. #define PCMOD 0x08
  16. #define PCIRC 0x0c
  17. #define PCCSIGCR 0x10
  18. #define PCATCR 0x14
  19. /*
  20. * PCCR
  21. */
  22. #define PCCR_PCEN (1UL<<(31-31))
  23. /*
  24. * PCIRC
  25. */
  26. #define PCIRC_BWERR (1UL<<(31-7))
  27. #define PCIRC_CDIN1 (1UL<<(31-14))
  28. #define PCIRC_CDIN2 (1UL<<(31-15))
  29. #define PCIRC_BEIEN (1UL<<(31-23))
  30. #define PCIRC_CIIEN (1UL<<(31-30))
  31. #define PCIRC_COIEN (1UL<<(31-31))
  32. /*
  33. * PCCSIGCR
  34. */
  35. #define PCCSIGCR_SEN (1UL<<(31-3))
  36. #define PCCSIGCR_VEN (1UL<<(31-7))
  37. #define PCCSIGCR_CRST (1UL<<(31-15))
  38. #define PCCSIGCR_COCR (1UL<<(31-31))
  39. /*
  40. *
  41. */
  42. #define PCMOD_AS_ATTRIB (1UL<<(31-19))
  43. #define PCMOD_AS_IO (1UL<<(31-18))
  44. #define PCMOD_CBSZ (1UL<<(31-23)) /* set for 8bit */
  45. #define PCMOD_DBEX (1UL<<(31-31)) /* set for excahnge */
  46. /*
  47. * M32R PCC Map addr
  48. */
  49. #define M32R_PCC0_MAPBASE 0x14000000
  50. #define M32R_PCC1_MAPBASE 0x16000000
  51. #define M32R_PCC_MAPMAX 0x02000000
  52. #define M32R_PCC_MAPSIZE 0x00001000 /* XXX */
  53. #define M32R_PCC_MAPMASK (~(M32R_PCC_MAPMAX-1))