pwm-lpc32xx.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166
  1. /*
  2. * Copyright 2012 Alexandre Pereira da Silva <aletes.xgr@gmail.com>
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation; version 2.
  7. *
  8. */
  9. #include <linux/clk.h>
  10. #include <linux/err.h>
  11. #include <linux/io.h>
  12. #include <linux/kernel.h>
  13. #include <linux/module.h>
  14. #include <linux/of.h>
  15. #include <linux/of_address.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/pwm.h>
  18. #include <linux/slab.h>
  19. struct lpc32xx_pwm_chip {
  20. struct pwm_chip chip;
  21. struct clk *clk;
  22. void __iomem *base;
  23. };
  24. #define PWM_ENABLE BIT(31)
  25. #define to_lpc32xx_pwm_chip(_chip) \
  26. container_of(_chip, struct lpc32xx_pwm_chip, chip)
  27. static int lpc32xx_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
  28. int duty_ns, int period_ns)
  29. {
  30. struct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip);
  31. unsigned long long c;
  32. int period_cycles, duty_cycles;
  33. u32 val;
  34. c = clk_get_rate(lpc32xx->clk);
  35. /* The highest acceptable divisor is 256, which is represented by 0 */
  36. period_cycles = div64_u64(c * period_ns,
  37. (unsigned long long)NSEC_PER_SEC * 256);
  38. if (!period_cycles)
  39. period_cycles = 1;
  40. if (period_cycles > 255)
  41. period_cycles = 0;
  42. /* Compute 256 x #duty/period value and care for corner cases */
  43. duty_cycles = div64_u64((unsigned long long)(period_ns - duty_ns) * 256,
  44. period_ns);
  45. if (!duty_cycles)
  46. duty_cycles = 1;
  47. if (duty_cycles > 255)
  48. duty_cycles = 255;
  49. val = readl(lpc32xx->base + (pwm->hwpwm << 2));
  50. val &= ~0xFFFF;
  51. val |= (period_cycles << 8) | duty_cycles;
  52. writel(val, lpc32xx->base + (pwm->hwpwm << 2));
  53. return 0;
  54. }
  55. static int lpc32xx_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)
  56. {
  57. struct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip);
  58. u32 val;
  59. int ret;
  60. ret = clk_enable(lpc32xx->clk);
  61. if (ret)
  62. return ret;
  63. val = readl(lpc32xx->base + (pwm->hwpwm << 2));
  64. val |= PWM_ENABLE;
  65. writel(val, lpc32xx->base + (pwm->hwpwm << 2));
  66. return 0;
  67. }
  68. static void lpc32xx_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)
  69. {
  70. struct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip);
  71. u32 val;
  72. val = readl(lpc32xx->base + (pwm->hwpwm << 2));
  73. val &= ~PWM_ENABLE;
  74. writel(val, lpc32xx->base + (pwm->hwpwm << 2));
  75. clk_disable(lpc32xx->clk);
  76. }
  77. static const struct pwm_ops lpc32xx_pwm_ops = {
  78. .config = lpc32xx_pwm_config,
  79. .enable = lpc32xx_pwm_enable,
  80. .disable = lpc32xx_pwm_disable,
  81. .owner = THIS_MODULE,
  82. };
  83. static int lpc32xx_pwm_probe(struct platform_device *pdev)
  84. {
  85. struct lpc32xx_pwm_chip *lpc32xx;
  86. struct resource *res;
  87. int ret;
  88. lpc32xx = devm_kzalloc(&pdev->dev, sizeof(*lpc32xx), GFP_KERNEL);
  89. if (!lpc32xx)
  90. return -ENOMEM;
  91. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  92. lpc32xx->base = devm_ioremap_resource(&pdev->dev, res);
  93. if (IS_ERR(lpc32xx->base))
  94. return PTR_ERR(lpc32xx->base);
  95. lpc32xx->clk = devm_clk_get(&pdev->dev, NULL);
  96. if (IS_ERR(lpc32xx->clk))
  97. return PTR_ERR(lpc32xx->clk);
  98. lpc32xx->chip.dev = &pdev->dev;
  99. lpc32xx->chip.ops = &lpc32xx_pwm_ops;
  100. lpc32xx->chip.npwm = 1;
  101. lpc32xx->chip.base = -1;
  102. ret = pwmchip_add(&lpc32xx->chip);
  103. if (ret < 0) {
  104. dev_err(&pdev->dev, "failed to add PWM chip, error %d\n", ret);
  105. return ret;
  106. }
  107. platform_set_drvdata(pdev, lpc32xx);
  108. return 0;
  109. }
  110. static int lpc32xx_pwm_remove(struct platform_device *pdev)
  111. {
  112. struct lpc32xx_pwm_chip *lpc32xx = platform_get_drvdata(pdev);
  113. unsigned int i;
  114. for (i = 0; i < lpc32xx->chip.npwm; i++)
  115. pwm_disable(&lpc32xx->chip.pwms[i]);
  116. return pwmchip_remove(&lpc32xx->chip);
  117. }
  118. static const struct of_device_id lpc32xx_pwm_dt_ids[] = {
  119. { .compatible = "nxp,lpc3220-pwm", },
  120. { /* sentinel */ }
  121. };
  122. MODULE_DEVICE_TABLE(of, lpc32xx_pwm_dt_ids);
  123. static struct platform_driver lpc32xx_pwm_driver = {
  124. .driver = {
  125. .name = "lpc32xx-pwm",
  126. .of_match_table = lpc32xx_pwm_dt_ids,
  127. },
  128. .probe = lpc32xx_pwm_probe,
  129. .remove = lpc32xx_pwm_remove,
  130. };
  131. module_platform_driver(lpc32xx_pwm_driver);
  132. MODULE_ALIAS("platform:lpc32xx-pwm");
  133. MODULE_AUTHOR("Alexandre Pereira da Silva <aletes.xgr@gmail.com>");
  134. MODULE_DESCRIPTION("LPC32XX PWM Driver");
  135. MODULE_LICENSE("GPL v2");