mn88472.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576
  1. /*
  2. * Panasonic MN88472 DVB-T/T2/C demodulator driver
  3. *
  4. * Copyright (C) 2013 Antti Palosaari <crope@iki.fi>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #include "mn88472_priv.h"
  17. static int mn88472_get_tune_settings(struct dvb_frontend *fe,
  18. struct dvb_frontend_tune_settings *s)
  19. {
  20. s->min_delay_ms = 800;
  21. return 0;
  22. }
  23. static int mn88472_set_frontend(struct dvb_frontend *fe)
  24. {
  25. struct i2c_client *client = fe->demodulator_priv;
  26. struct mn88472_dev *dev = i2c_get_clientdata(client);
  27. struct dtv_frontend_properties *c = &fe->dtv_property_cache;
  28. int ret, i;
  29. u32 if_frequency = 0;
  30. u64 tmp;
  31. u8 delivery_system_val, if_val[3], bw_val[7], bw_val2;
  32. dev_dbg(&client->dev,
  33. "delivery_system=%d modulation=%d frequency=%d symbol_rate=%d inversion=%d\n",
  34. c->delivery_system, c->modulation,
  35. c->frequency, c->symbol_rate, c->inversion);
  36. if (!dev->warm) {
  37. ret = -EAGAIN;
  38. goto err;
  39. }
  40. switch (c->delivery_system) {
  41. case SYS_DVBT:
  42. delivery_system_val = 0x02;
  43. break;
  44. case SYS_DVBT2:
  45. delivery_system_val = 0x03;
  46. break;
  47. case SYS_DVBC_ANNEX_A:
  48. delivery_system_val = 0x04;
  49. break;
  50. default:
  51. ret = -EINVAL;
  52. goto err;
  53. }
  54. if (c->bandwidth_hz <= 5000000) {
  55. memcpy(bw_val, "\xe5\x99\x9a\x1b\xa9\x1b\xa9", 7);
  56. bw_val2 = 0x03;
  57. } else if (c->bandwidth_hz <= 6000000) {
  58. /* IF 3570000 Hz, BW 6000000 Hz */
  59. memcpy(bw_val, "\xbf\x55\x55\x15\x6b\x15\x6b", 7);
  60. bw_val2 = 0x02;
  61. } else if (c->bandwidth_hz <= 7000000) {
  62. /* IF 4570000 Hz, BW 7000000 Hz */
  63. memcpy(bw_val, "\xa4\x00\x00\x0f\x2c\x0f\x2c", 7);
  64. bw_val2 = 0x01;
  65. } else if (c->bandwidth_hz <= 8000000) {
  66. /* IF 4570000 Hz, BW 8000000 Hz */
  67. memcpy(bw_val, "\x8f\x80\x00\x08\xee\x08\xee", 7);
  68. bw_val2 = 0x00;
  69. } else {
  70. ret = -EINVAL;
  71. goto err;
  72. }
  73. /* program tuner */
  74. if (fe->ops.tuner_ops.set_params) {
  75. ret = fe->ops.tuner_ops.set_params(fe);
  76. if (ret)
  77. goto err;
  78. }
  79. if (fe->ops.tuner_ops.get_if_frequency) {
  80. ret = fe->ops.tuner_ops.get_if_frequency(fe, &if_frequency);
  81. if (ret)
  82. goto err;
  83. dev_dbg(&client->dev, "get_if_frequency=%d\n", if_frequency);
  84. }
  85. /* Calculate IF registers ( (1<<24)*IF / Xtal ) */
  86. tmp = div_u64(if_frequency * (u64)(1<<24) + (dev->xtal / 2),
  87. dev->xtal);
  88. if_val[0] = ((tmp >> 16) & 0xff);
  89. if_val[1] = ((tmp >> 8) & 0xff);
  90. if_val[2] = ((tmp >> 0) & 0xff);
  91. ret = regmap_write(dev->regmap[2], 0xfb, 0x13);
  92. ret = regmap_write(dev->regmap[2], 0xef, 0x13);
  93. ret = regmap_write(dev->regmap[2], 0xf9, 0x13);
  94. if (ret)
  95. goto err;
  96. ret = regmap_write(dev->regmap[2], 0x00, 0x66);
  97. if (ret)
  98. goto err;
  99. ret = regmap_write(dev->regmap[2], 0x01, 0x00);
  100. if (ret)
  101. goto err;
  102. ret = regmap_write(dev->regmap[2], 0x02, 0x01);
  103. if (ret)
  104. goto err;
  105. ret = regmap_write(dev->regmap[2], 0x03, delivery_system_val);
  106. if (ret)
  107. goto err;
  108. ret = regmap_write(dev->regmap[2], 0x04, bw_val2);
  109. if (ret)
  110. goto err;
  111. for (i = 0; i < sizeof(if_val); i++) {
  112. ret = regmap_write(dev->regmap[2], 0x10 + i, if_val[i]);
  113. if (ret)
  114. goto err;
  115. }
  116. for (i = 0; i < sizeof(bw_val); i++) {
  117. ret = regmap_write(dev->regmap[2], 0x13 + i, bw_val[i]);
  118. if (ret)
  119. goto err;
  120. }
  121. switch (c->delivery_system) {
  122. case SYS_DVBT:
  123. ret = regmap_write(dev->regmap[0], 0x07, 0x26);
  124. ret = regmap_write(dev->regmap[0], 0xb0, 0x0a);
  125. ret = regmap_write(dev->regmap[0], 0xb4, 0x00);
  126. ret = regmap_write(dev->regmap[0], 0xcd, 0x1f);
  127. ret = regmap_write(dev->regmap[0], 0xd4, 0x0a);
  128. ret = regmap_write(dev->regmap[0], 0xd6, 0x48);
  129. ret = regmap_write(dev->regmap[0], 0x00, 0xba);
  130. ret = regmap_write(dev->regmap[0], 0x01, 0x13);
  131. if (ret)
  132. goto err;
  133. break;
  134. case SYS_DVBT2:
  135. ret = regmap_write(dev->regmap[2], 0x2b, 0x13);
  136. ret = regmap_write(dev->regmap[2], 0x4f, 0x05);
  137. ret = regmap_write(dev->regmap[1], 0xf6, 0x05);
  138. ret = regmap_write(dev->regmap[0], 0xb0, 0x0a);
  139. ret = regmap_write(dev->regmap[0], 0xb4, 0xf6);
  140. ret = regmap_write(dev->regmap[0], 0xcd, 0x01);
  141. ret = regmap_write(dev->regmap[0], 0xd4, 0x09);
  142. ret = regmap_write(dev->regmap[0], 0xd6, 0x46);
  143. ret = regmap_write(dev->regmap[2], 0x30, 0x80);
  144. ret = regmap_write(dev->regmap[2], 0x32, 0x00);
  145. if (ret)
  146. goto err;
  147. break;
  148. case SYS_DVBC_ANNEX_A:
  149. ret = regmap_write(dev->regmap[0], 0xb0, 0x0b);
  150. ret = regmap_write(dev->regmap[0], 0xb4, 0x00);
  151. ret = regmap_write(dev->regmap[0], 0xcd, 0x17);
  152. ret = regmap_write(dev->regmap[0], 0xd4, 0x09);
  153. ret = regmap_write(dev->regmap[0], 0xd6, 0x48);
  154. ret = regmap_write(dev->regmap[1], 0x00, 0xb0);
  155. if (ret)
  156. goto err;
  157. break;
  158. default:
  159. ret = -EINVAL;
  160. goto err;
  161. }
  162. ret = regmap_write(dev->regmap[0], 0x46, 0x00);
  163. ret = regmap_write(dev->regmap[0], 0xae, 0x00);
  164. switch (dev->ts_mode) {
  165. case SERIAL_TS_MODE:
  166. ret = regmap_write(dev->regmap[2], 0x08, 0x1d);
  167. break;
  168. case PARALLEL_TS_MODE:
  169. ret = regmap_write(dev->regmap[2], 0x08, 0x00);
  170. break;
  171. default:
  172. dev_dbg(&client->dev, "ts_mode error: %d\n", dev->ts_mode);
  173. ret = -EINVAL;
  174. goto err;
  175. }
  176. switch (dev->ts_clock) {
  177. case VARIABLE_TS_CLOCK:
  178. ret = regmap_write(dev->regmap[0], 0xd9, 0xe3);
  179. break;
  180. case FIXED_TS_CLOCK:
  181. ret = regmap_write(dev->regmap[0], 0xd9, 0xe1);
  182. break;
  183. default:
  184. dev_dbg(&client->dev, "ts_clock error: %d\n", dev->ts_clock);
  185. ret = -EINVAL;
  186. goto err;
  187. }
  188. /* Reset demod */
  189. ret = regmap_write(dev->regmap[2], 0xf8, 0x9f);
  190. if (ret)
  191. goto err;
  192. dev->delivery_system = c->delivery_system;
  193. return 0;
  194. err:
  195. dev_dbg(&client->dev, "failed=%d\n", ret);
  196. return ret;
  197. }
  198. static int mn88472_read_status(struct dvb_frontend *fe, enum fe_status *status)
  199. {
  200. struct i2c_client *client = fe->demodulator_priv;
  201. struct mn88472_dev *dev = i2c_get_clientdata(client);
  202. struct dtv_frontend_properties *c = &fe->dtv_property_cache;
  203. int ret;
  204. unsigned int utmp;
  205. int lock = 0;
  206. *status = 0;
  207. if (!dev->warm) {
  208. ret = -EAGAIN;
  209. goto err;
  210. }
  211. switch (c->delivery_system) {
  212. case SYS_DVBT:
  213. ret = regmap_read(dev->regmap[0], 0x7F, &utmp);
  214. if (ret)
  215. goto err;
  216. if ((utmp & 0xF) >= 0x09)
  217. lock = 1;
  218. break;
  219. case SYS_DVBT2:
  220. ret = regmap_read(dev->regmap[2], 0x92, &utmp);
  221. if (ret)
  222. goto err;
  223. if ((utmp & 0xF) >= 0x07)
  224. *status |= FE_HAS_SIGNAL;
  225. if ((utmp & 0xF) >= 0x0a)
  226. *status |= FE_HAS_CARRIER;
  227. if ((utmp & 0xF) >= 0x0d)
  228. *status |= FE_HAS_VITERBI | FE_HAS_SYNC | FE_HAS_LOCK;
  229. break;
  230. case SYS_DVBC_ANNEX_A:
  231. ret = regmap_read(dev->regmap[1], 0x84, &utmp);
  232. if (ret)
  233. goto err;
  234. if ((utmp & 0xF) >= 0x08)
  235. lock = 1;
  236. break;
  237. default:
  238. ret = -EINVAL;
  239. goto err;
  240. }
  241. if (lock)
  242. *status = FE_HAS_SIGNAL | FE_HAS_CARRIER | FE_HAS_VITERBI |
  243. FE_HAS_SYNC | FE_HAS_LOCK;
  244. return 0;
  245. err:
  246. dev_dbg(&client->dev, "failed=%d\n", ret);
  247. return ret;
  248. }
  249. static int mn88472_init(struct dvb_frontend *fe)
  250. {
  251. struct i2c_client *client = fe->demodulator_priv;
  252. struct mn88472_dev *dev = i2c_get_clientdata(client);
  253. int ret, len, remaining;
  254. const struct firmware *fw = NULL;
  255. u8 *fw_file = MN88472_FIRMWARE;
  256. unsigned int tmp;
  257. dev_dbg(&client->dev, "\n");
  258. /* set cold state by default */
  259. dev->warm = false;
  260. /* power on */
  261. ret = regmap_write(dev->regmap[2], 0x05, 0x00);
  262. if (ret)
  263. goto err;
  264. ret = regmap_bulk_write(dev->regmap[2], 0x0b, "\x00\x00", 2);
  265. if (ret)
  266. goto err;
  267. /* check if firmware is already running */
  268. ret = regmap_read(dev->regmap[0], 0xf5, &tmp);
  269. if (ret)
  270. goto err;
  271. if (!(tmp & 0x1)) {
  272. dev_info(&client->dev, "firmware already running\n");
  273. dev->warm = true;
  274. return 0;
  275. }
  276. /* request the firmware, this will block and timeout */
  277. ret = request_firmware(&fw, fw_file, &client->dev);
  278. if (ret) {
  279. dev_err(&client->dev, "firmare file '%s' not found\n",
  280. fw_file);
  281. goto err;
  282. }
  283. dev_info(&client->dev, "downloading firmware from file '%s'\n",
  284. fw_file);
  285. ret = regmap_write(dev->regmap[0], 0xf5, 0x03);
  286. if (ret)
  287. goto firmware_release;
  288. for (remaining = fw->size; remaining > 0;
  289. remaining -= (dev->i2c_wr_max - 1)) {
  290. len = remaining;
  291. if (len > (dev->i2c_wr_max - 1))
  292. len = dev->i2c_wr_max - 1;
  293. ret = regmap_bulk_write(dev->regmap[0], 0xf6,
  294. &fw->data[fw->size - remaining], len);
  295. if (ret) {
  296. dev_err(&client->dev,
  297. "firmware download failed=%d\n", ret);
  298. goto firmware_release;
  299. }
  300. }
  301. /* parity check of firmware */
  302. ret = regmap_read(dev->regmap[0], 0xf8, &tmp);
  303. if (ret) {
  304. dev_err(&client->dev,
  305. "parity reg read failed=%d\n", ret);
  306. goto firmware_release;
  307. }
  308. if (tmp & 0x10) {
  309. dev_err(&client->dev,
  310. "firmware parity check failed=0x%x\n", tmp);
  311. goto firmware_release;
  312. }
  313. dev_err(&client->dev, "firmware parity check succeeded=0x%x\n", tmp);
  314. ret = regmap_write(dev->regmap[0], 0xf5, 0x00);
  315. if (ret)
  316. goto firmware_release;
  317. release_firmware(fw);
  318. fw = NULL;
  319. /* warm state */
  320. dev->warm = true;
  321. return 0;
  322. firmware_release:
  323. release_firmware(fw);
  324. err:
  325. dev_dbg(&client->dev, "failed=%d\n", ret);
  326. return ret;
  327. }
  328. static int mn88472_sleep(struct dvb_frontend *fe)
  329. {
  330. struct i2c_client *client = fe->demodulator_priv;
  331. struct mn88472_dev *dev = i2c_get_clientdata(client);
  332. int ret;
  333. dev_dbg(&client->dev, "\n");
  334. /* power off */
  335. ret = regmap_write(dev->regmap[2], 0x0b, 0x30);
  336. if (ret)
  337. goto err;
  338. ret = regmap_write(dev->regmap[2], 0x05, 0x3e);
  339. if (ret)
  340. goto err;
  341. dev->delivery_system = SYS_UNDEFINED;
  342. return 0;
  343. err:
  344. dev_dbg(&client->dev, "failed=%d\n", ret);
  345. return ret;
  346. }
  347. static struct dvb_frontend_ops mn88472_ops = {
  348. .delsys = {SYS_DVBT, SYS_DVBT2, SYS_DVBC_ANNEX_A},
  349. .info = {
  350. .name = "Panasonic MN88472",
  351. .symbol_rate_min = 1000000,
  352. .symbol_rate_max = 7200000,
  353. .caps = FE_CAN_FEC_1_2 |
  354. FE_CAN_FEC_2_3 |
  355. FE_CAN_FEC_3_4 |
  356. FE_CAN_FEC_5_6 |
  357. FE_CAN_FEC_7_8 |
  358. FE_CAN_FEC_AUTO |
  359. FE_CAN_QPSK |
  360. FE_CAN_QAM_16 |
  361. FE_CAN_QAM_32 |
  362. FE_CAN_QAM_64 |
  363. FE_CAN_QAM_128 |
  364. FE_CAN_QAM_256 |
  365. FE_CAN_QAM_AUTO |
  366. FE_CAN_TRANSMISSION_MODE_AUTO |
  367. FE_CAN_GUARD_INTERVAL_AUTO |
  368. FE_CAN_HIERARCHY_AUTO |
  369. FE_CAN_MUTE_TS |
  370. FE_CAN_2G_MODULATION |
  371. FE_CAN_MULTISTREAM
  372. },
  373. .get_tune_settings = mn88472_get_tune_settings,
  374. .init = mn88472_init,
  375. .sleep = mn88472_sleep,
  376. .set_frontend = mn88472_set_frontend,
  377. .read_status = mn88472_read_status,
  378. };
  379. static int mn88472_probe(struct i2c_client *client,
  380. const struct i2c_device_id *id)
  381. {
  382. struct mn88472_config *config = client->dev.platform_data;
  383. struct mn88472_dev *dev;
  384. int ret;
  385. unsigned int utmp;
  386. static const struct regmap_config regmap_config = {
  387. .reg_bits = 8,
  388. .val_bits = 8,
  389. };
  390. dev_dbg(&client->dev, "\n");
  391. /* Caller really need to provide pointer for frontend we create. */
  392. if (config->fe == NULL) {
  393. dev_err(&client->dev, "frontend pointer not defined\n");
  394. ret = -EINVAL;
  395. goto err;
  396. }
  397. dev = kzalloc(sizeof(*dev), GFP_KERNEL);
  398. if (dev == NULL) {
  399. ret = -ENOMEM;
  400. goto err;
  401. }
  402. dev->i2c_wr_max = config->i2c_wr_max;
  403. dev->xtal = config->xtal;
  404. dev->ts_mode = config->ts_mode;
  405. dev->ts_clock = config->ts_clock;
  406. dev->client[0] = client;
  407. dev->regmap[0] = regmap_init_i2c(dev->client[0], &regmap_config);
  408. if (IS_ERR(dev->regmap[0])) {
  409. ret = PTR_ERR(dev->regmap[0]);
  410. goto err_kfree;
  411. }
  412. /* check demod answers to I2C */
  413. ret = regmap_read(dev->regmap[0], 0x00, &utmp);
  414. if (ret)
  415. goto err_regmap_0_regmap_exit;
  416. /*
  417. * Chip has three I2C addresses for different register pages. Used
  418. * addresses are 0x18, 0x1a and 0x1c. We register two dummy clients,
  419. * 0x1a and 0x1c, in order to get own I2C client for each register page.
  420. */
  421. dev->client[1] = i2c_new_dummy(client->adapter, 0x1a);
  422. if (dev->client[1] == NULL) {
  423. ret = -ENODEV;
  424. dev_err(&client->dev, "I2C registration failed\n");
  425. if (ret)
  426. goto err_regmap_0_regmap_exit;
  427. }
  428. dev->regmap[1] = regmap_init_i2c(dev->client[1], &regmap_config);
  429. if (IS_ERR(dev->regmap[1])) {
  430. ret = PTR_ERR(dev->regmap[1]);
  431. goto err_client_1_i2c_unregister_device;
  432. }
  433. i2c_set_clientdata(dev->client[1], dev);
  434. dev->client[2] = i2c_new_dummy(client->adapter, 0x1c);
  435. if (dev->client[2] == NULL) {
  436. ret = -ENODEV;
  437. dev_err(&client->dev, "2nd I2C registration failed\n");
  438. if (ret)
  439. goto err_regmap_1_regmap_exit;
  440. }
  441. dev->regmap[2] = regmap_init_i2c(dev->client[2], &regmap_config);
  442. if (IS_ERR(dev->regmap[2])) {
  443. ret = PTR_ERR(dev->regmap[2]);
  444. goto err_client_2_i2c_unregister_device;
  445. }
  446. i2c_set_clientdata(dev->client[2], dev);
  447. /* create dvb_frontend */
  448. memcpy(&dev->fe.ops, &mn88472_ops, sizeof(struct dvb_frontend_ops));
  449. dev->fe.demodulator_priv = client;
  450. *config->fe = &dev->fe;
  451. i2c_set_clientdata(client, dev);
  452. dev_info(&client->dev, "Panasonic MN88472 successfully attached\n");
  453. return 0;
  454. err_client_2_i2c_unregister_device:
  455. i2c_unregister_device(dev->client[2]);
  456. err_regmap_1_regmap_exit:
  457. regmap_exit(dev->regmap[1]);
  458. err_client_1_i2c_unregister_device:
  459. i2c_unregister_device(dev->client[1]);
  460. err_regmap_0_regmap_exit:
  461. regmap_exit(dev->regmap[0]);
  462. err_kfree:
  463. kfree(dev);
  464. err:
  465. dev_dbg(&client->dev, "failed=%d\n", ret);
  466. return ret;
  467. }
  468. static int mn88472_remove(struct i2c_client *client)
  469. {
  470. struct mn88472_dev *dev = i2c_get_clientdata(client);
  471. dev_dbg(&client->dev, "\n");
  472. regmap_exit(dev->regmap[2]);
  473. i2c_unregister_device(dev->client[2]);
  474. regmap_exit(dev->regmap[1]);
  475. i2c_unregister_device(dev->client[1]);
  476. regmap_exit(dev->regmap[0]);
  477. kfree(dev);
  478. return 0;
  479. }
  480. static const struct i2c_device_id mn88472_id_table[] = {
  481. {"mn88472", 0},
  482. {}
  483. };
  484. MODULE_DEVICE_TABLE(i2c, mn88472_id_table);
  485. static struct i2c_driver mn88472_driver = {
  486. .driver = {
  487. .name = "mn88472",
  488. },
  489. .probe = mn88472_probe,
  490. .remove = mn88472_remove,
  491. .id_table = mn88472_id_table,
  492. };
  493. module_i2c_driver(mn88472_driver);
  494. MODULE_AUTHOR("Antti Palosaari <crope@iki.fi>");
  495. MODULE_DESCRIPTION("Panasonic MN88472 DVB-T/T2/C demodulator driver");
  496. MODULE_LICENSE("GPL");
  497. MODULE_FIRMWARE(MN88472_FIRMWARE);