w1_ds2781.h 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. /*
  2. * 1-Wire implementation for the ds2780 chip
  3. *
  4. * Author: Renata Sayakhova <renata@oktetlabs.ru>
  5. *
  6. * Based on w1-ds2760 driver
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #ifndef _W1_DS2781_H
  14. #define _W1_DS2781_H
  15. /* Function commands */
  16. #define W1_DS2781_READ_DATA 0x69
  17. #define W1_DS2781_WRITE_DATA 0x6C
  18. #define W1_DS2781_COPY_DATA 0x48
  19. #define W1_DS2781_RECALL_DATA 0xB8
  20. #define W1_DS2781_LOCK 0x6A
  21. /* Register map */
  22. /* Register 0x00 Reserved */
  23. #define DS2781_STATUS 0x01
  24. #define DS2781_RAAC_MSB 0x02
  25. #define DS2781_RAAC_LSB 0x03
  26. #define DS2781_RSAC_MSB 0x04
  27. #define DS2781_RSAC_LSB 0x05
  28. #define DS2781_RARC 0x06
  29. #define DS2781_RSRC 0x07
  30. #define DS2781_IAVG_MSB 0x08
  31. #define DS2781_IAVG_LSB 0x09
  32. #define DS2781_TEMP_MSB 0x0A
  33. #define DS2781_TEMP_LSB 0x0B
  34. #define DS2781_VOLT_MSB 0x0C
  35. #define DS2781_VOLT_LSB 0x0D
  36. #define DS2781_CURRENT_MSB 0x0E
  37. #define DS2781_CURRENT_LSB 0x0F
  38. #define DS2781_ACR_MSB 0x10
  39. #define DS2781_ACR_LSB 0x11
  40. #define DS2781_ACRL_MSB 0x12
  41. #define DS2781_ACRL_LSB 0x13
  42. #define DS2781_AS 0x14
  43. #define DS2781_SFR 0x15
  44. #define DS2781_FULL_MSB 0x16
  45. #define DS2781_FULL_LSB 0x17
  46. #define DS2781_AE_MSB 0x18
  47. #define DS2781_AE_LSB 0x19
  48. #define DS2781_SE_MSB 0x1A
  49. #define DS2781_SE_LSB 0x1B
  50. /* Register 0x1C - 0x1E Reserved */
  51. #define DS2781_EEPROM 0x1F
  52. #define DS2781_EEPROM_BLOCK0_START 0x20
  53. /* Register 0x20 - 0x2F User EEPROM */
  54. #define DS2781_EEPROM_BLOCK0_END 0x2F
  55. /* Register 0x30 - 0x5F Reserved */
  56. #define DS2781_EEPROM_BLOCK1_START 0x60
  57. #define DS2781_CONTROL 0x60
  58. #define DS2781_AB 0x61
  59. #define DS2781_AC_MSB 0x62
  60. #define DS2781_AC_LSB 0x63
  61. #define DS2781_VCHG 0x64
  62. #define DS2781_IMIN 0x65
  63. #define DS2781_VAE 0x66
  64. #define DS2781_IAE 0x67
  65. #define DS2781_AE_40 0x68
  66. #define DS2781_RSNSP 0x69
  67. #define DS2781_FULL_40_MSB 0x6A
  68. #define DS2781_FULL_40_LSB 0x6B
  69. #define DS2781_FULL_4_SLOPE 0x6C
  70. #define DS2781_FULL_3_SLOPE 0x6D
  71. #define DS2781_FULL_2_SLOPE 0x6E
  72. #define DS2781_FULL_1_SLOPE 0x6F
  73. #define DS2781_AE_4_SLOPE 0x70
  74. #define DS2781_AE_3_SLOPE 0x71
  75. #define DS2781_AE_2_SLOPE 0x72
  76. #define DS2781_AE_1_SLOPE 0x73
  77. #define DS2781_SE_4_SLOPE 0x74
  78. #define DS2781_SE_3_SLOPE 0x75
  79. #define DS2781_SE_2_SLOPE 0x76
  80. #define DS2781_SE_1_SLOPE 0x77
  81. #define DS2781_RSGAIN_MSB 0x78
  82. #define DS2781_RSGAIN_LSB 0x79
  83. #define DS2781_RSTC 0x7A
  84. #define DS2781_COB 0x7B
  85. #define DS2781_TBP34 0x7C
  86. #define DS2781_TBP23 0x7D
  87. #define DS2781_TBP12 0x7E
  88. #define DS2781_EEPROM_BLOCK1_END 0x7F
  89. /* Register 0x7D - 0xFF Reserved */
  90. #define DS2781_FSGAIN_MSB 0xB0
  91. #define DS2781_FSGAIN_LSB 0xB1
  92. /* Number of valid register addresses */
  93. #define DS2781_DATA_SIZE 0xB2
  94. /* Status register bits */
  95. #define DS2781_STATUS_CHGTF (1 << 7)
  96. #define DS2781_STATUS_AEF (1 << 6)
  97. #define DS2781_STATUS_SEF (1 << 5)
  98. #define DS2781_STATUS_LEARNF (1 << 4)
  99. /* Bit 3 Reserved */
  100. #define DS2781_STATUS_UVF (1 << 2)
  101. #define DS2781_STATUS_PORF (1 << 1)
  102. /* Bit 0 Reserved */
  103. /* Control register bits */
  104. /* Bit 7 Reserved */
  105. #define DS2781_CONTROL_NBEN (1 << 7)
  106. #define DS2781_CONTROL_UVEN (1 << 6)
  107. #define DS2781_CONTROL_PMOD (1 << 5)
  108. #define DS2781_CONTROL_RNAOP (1 << 4)
  109. #define DS1781_CONTROL_UVTH (1 << 3)
  110. /* Bit 0 - 2 Reserved */
  111. /* Special feature register bits */
  112. /* Bit 1 - 7 Reserved */
  113. #define DS2781_SFR_PIOSC (1 << 0)
  114. /* EEPROM register bits */
  115. #define DS2781_EEPROM_EEC (1 << 7)
  116. #define DS2781_EEPROM_LOCK (1 << 6)
  117. /* Bit 2 - 6 Reserved */
  118. #define DS2781_EEPROM_BL1 (1 << 1)
  119. #define DS2781_EEPROM_BL0 (1 << 0)
  120. extern int w1_ds2781_io(struct device *dev, char *buf, int addr, size_t count,
  121. int io);
  122. extern int w1_ds2781_eeprom_cmd(struct device *dev, int addr, int cmd);
  123. #endif /* !_W1_DS2781_H */