params.h 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /*
  2. * Permission is hereby granted, free of charge, to any person obtaining a copy
  3. * of this software and associated documentation files (the "Software"), to
  4. * deal in the Software without restriction, including without limitation the
  5. * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
  6. * sell copies of the Software, and to permit persons to whom the Software is
  7. * furnished to do so, subject to the following conditions:
  8. *
  9. * The above copyright notice and this permission notice shall be included in
  10. * all copies or substantial portions of the Software.
  11. *
  12. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  13. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  14. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  15. * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  16. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  17. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  18. * DEALINGS IN THE SOFTWARE.
  19. */
  20. #ifndef __XEN_PUBLIC_HVM_PARAMS_H__
  21. #define __XEN_PUBLIC_HVM_PARAMS_H__
  22. #include <xen/interface/hvm/hvm_op.h>
  23. /*
  24. * Parameter space for HVMOP_{set,get}_param.
  25. */
  26. /*
  27. * How should CPU0 event-channel notifications be delivered?
  28. * val[63:56] == 0: val[55:0] is a delivery GSI (Global System Interrupt).
  29. * val[63:56] == 1: val[55:0] is a delivery PCI INTx line, as follows:
  30. * Domain = val[47:32], Bus = val[31:16],
  31. * DevFn = val[15: 8], IntX = val[ 1: 0]
  32. * val[63:56] == 2: val[7:0] is a vector number.
  33. * If val == 0 then CPU0 event-channel notifications are not delivered.
  34. */
  35. #define HVM_PARAM_CALLBACK_IRQ 0
  36. #define HVM_PARAM_STORE_PFN 1
  37. #define HVM_PARAM_STORE_EVTCHN 2
  38. #define HVM_PARAM_PAE_ENABLED 4
  39. #define HVM_PARAM_IOREQ_PFN 5
  40. #define HVM_PARAM_BUFIOREQ_PFN 6
  41. /*
  42. * Set mode for virtual timers (currently x86 only):
  43. * delay_for_missed_ticks (default):
  44. * Do not advance a vcpu's time beyond the correct delivery time for
  45. * interrupts that have been missed due to preemption. Deliver missed
  46. * interrupts when the vcpu is rescheduled and advance the vcpu's virtual
  47. * time stepwise for each one.
  48. * no_delay_for_missed_ticks:
  49. * As above, missed interrupts are delivered, but guest time always tracks
  50. * wallclock (i.e., real) time while doing so.
  51. * no_missed_ticks_pending:
  52. * No missed interrupts are held pending. Instead, to ensure ticks are
  53. * delivered at some non-zero rate, if we detect missed ticks then the
  54. * internal tick alarm is not disabled if the VCPU is preempted during the
  55. * next tick period.
  56. * one_missed_tick_pending:
  57. * Missed interrupts are collapsed together and delivered as one 'late tick'.
  58. * Guest time always tracks wallclock (i.e., real) time.
  59. */
  60. #define HVM_PARAM_TIMER_MODE 10
  61. #define HVMPTM_delay_for_missed_ticks 0
  62. #define HVMPTM_no_delay_for_missed_ticks 1
  63. #define HVMPTM_no_missed_ticks_pending 2
  64. #define HVMPTM_one_missed_tick_pending 3
  65. /* Boolean: Enable virtual HPET (high-precision event timer)? (x86-only) */
  66. #define HVM_PARAM_HPET_ENABLED 11
  67. /* Identity-map page directory used by Intel EPT when CR0.PG=0. */
  68. #define HVM_PARAM_IDENT_PT 12
  69. /* Device Model domain, defaults to 0. */
  70. #define HVM_PARAM_DM_DOMAIN 13
  71. /* ACPI S state: currently support S0 and S3 on x86. */
  72. #define HVM_PARAM_ACPI_S_STATE 14
  73. /* TSS used on Intel when CR0.PE=0. */
  74. #define HVM_PARAM_VM86_TSS 15
  75. /* Boolean: Enable aligning all periodic vpts to reduce interrupts */
  76. #define HVM_PARAM_VPT_ALIGN 16
  77. /* Console debug shared memory ring and event channel */
  78. #define HVM_PARAM_CONSOLE_PFN 17
  79. #define HVM_PARAM_CONSOLE_EVTCHN 18
  80. #define HVM_NR_PARAMS 19
  81. #endif /* __XEN_PUBLIC_HVM_PARAMS_H__ */