Startsida Utforska Hjälp
Registrera dig Logga in
dingyu
/
CooCenter-System-kernel
1
0
Fork 0
Filer Ärenden 0 Pull-förfrågningar 0 Wiki
Gren: master
Grenar Taggar
CooCenter-Sy...
/
sound
/
pci
/
oxygen
/
pcm1796.h

pcm1796.h 1.5 KB
Permalänk Historik Rå

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758 
  1. #ifndef PCM1796_H_INCLUDED
    2. 

  2. #define PCM1796_H_INCLUDED
    3. 

  3. 

  4. /* register 16 */
    5. 

  5. #define PCM1796_ATL_MASK	0xff
    6. 

  6. /* register 17 */
    7. 

  7. #define PCM1796_ATR_MASK	0xff
    8. 

  8. /* register 18 */
    9. 

  9. #define PCM1796_MUTE		0x01
    10. 

  10. #define PCM1796_DME		0x02
    11. 

  11. #define PCM1796_DMF_MASK	0x0c
    12. 

  12. #define PCM1796_DMF_DISABLED	0x00
    13. 

  13. #define PCM1796_DMF_48		0x04
    14. 

  14. #define PCM1796_DMF_441		0x08
    15. 

  15. #define PCM1796_DMF_32		0x0c
    16. 

  16. #define PCM1796_FMT_MASK	0x70
    17. 

  17. #define PCM1796_FMT_16_RJUST	0x00
    18. 

  18. #define PCM1796_FMT_20_RJUST	0x10
    19. 

  19. #define PCM1796_FMT_24_RJUST	0x20
    20. 

  20. #define PCM1796_FMT_24_LJUST	0x30
    21. 

  21. #define PCM1796_FMT_16_I2S	0x40
    22. 

  22. #define PCM1796_FMT_24_I2S	0x50
    23. 

  23. #define PCM1796_ATLD		0x80
    24. 

  24. /* register 19 */
    25. 

  25. #define PCM1796_INZD		0x01
    26. 

  26. #define PCM1796_FLT_MASK	0x02
    27. 

  27. #define PCM1796_FLT_SHARP	0x00
    28. 

  28. #define PCM1796_FLT_SLOW	0x02
    29. 

  29. #define PCM1796_DFMS		0x04
    30. 

  30. #define PCM1796_OPE		0x10
    31. 

  31. #define PCM1796_ATS_MASK	0x60
    32. 

  32. #define PCM1796_ATS_1		0x00
    33. 

  33. #define PCM1796_ATS_2		0x20
    34. 

  34. #define PCM1796_ATS_4		0x40
    35. 

  35. #define PCM1796_ATS_8		0x60
    36. 

  36. #define PCM1796_REV		0x80
    37. 

  37. /* register 20 */
    38. 

  38. #define PCM1796_OS_MASK		0x03
    39. 

  39. #define PCM1796_OS_64		0x00
    40. 

  40. #define PCM1796_OS_32		0x01
    41. 

  41. #define PCM1796_OS_128		0x02
    42. 

  42. #define PCM1796_CHSL_MASK	0x04
    43. 

  43. #define PCM1796_CHSL_LEFT	0x00
    44. 

  44. #define PCM1796_CHSL_RIGHT	0x04
    45. 

  45. #define PCM1796_MONO		0x08
    46. 

  46. #define PCM1796_DFTH		0x10
    47. 

  47. #define PCM1796_DSD		0x20
    48. 

  48. #define PCM1796_SRST		0x40
    49. 

  49. /* register 21 */
    50. 

  50. #define PCM1796_PCMZ		0x01
    51. 

  51. #define PCM1796_DZ_MASK		0x06
    52. 

  52. /* register 22 */
    53. 

  53. #define PCM1796_ZFGL		0x01
    54. 

  54. #define PCM1796_ZFGR		0x02
    55. 

  55. /* register 23 */
    56. 

  56. #define PCM1796_ID_MASK		0x1f
    57. 

  57. 

  58. #endif
    59.