skl.h 2.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * skl.h - HD Audio skylake defintions.
  3. *
  4. * Copyright (C) 2015 Intel Corp
  5. * Author: Jeeja KP <jeeja.kp@intel.com>
  6. * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; version 2 of the License.
  11. *
  12. * This program is distributed in the hope that it will be useful, but
  13. * WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  15. * General Public License for more details.
  16. *
  17. * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
  18. *
  19. */
  20. #ifndef __SOUND_SOC_SKL_H
  21. #define __SOUND_SOC_SKL_H
  22. #include <sound/hda_register.h>
  23. #include <sound/hdaudio_ext.h>
  24. #include "skl-nhlt.h"
  25. #define SKL_SUSPEND_DELAY 2000
  26. /* Vendor Specific Registers */
  27. #define AZX_REG_VS_EM1 0x1000
  28. #define AZX_REG_VS_INRC 0x1004
  29. #define AZX_REG_VS_OUTRC 0x1008
  30. #define AZX_REG_VS_FIFOTRK 0x100C
  31. #define AZX_REG_VS_FIFOTRK2 0x1010
  32. #define AZX_REG_VS_EM2 0x1030
  33. #define AZX_REG_VS_EM3L 0x1038
  34. #define AZX_REG_VS_EM3U 0x103C
  35. #define AZX_REG_VS_EM4L 0x1040
  36. #define AZX_REG_VS_EM4U 0x1044
  37. #define AZX_REG_VS_LTRC 0x1048
  38. #define AZX_REG_VS_D0I3C 0x104A
  39. #define AZX_REG_VS_PCE 0x104B
  40. #define AZX_REG_VS_L2MAGC 0x1050
  41. #define AZX_REG_VS_L2LAHPT 0x1054
  42. #define AZX_REG_VS_SDXDPIB_XBASE 0x1084
  43. #define AZX_REG_VS_SDXDPIB_XINTERVAL 0x20
  44. #define AZX_REG_VS_SDXEFIFOS_XBASE 0x1094
  45. #define AZX_REG_VS_SDXEFIFOS_XINTERVAL 0x20
  46. struct skl_dsp_resource {
  47. u32 max_mcps;
  48. u32 max_mem;
  49. u32 mcps;
  50. u32 mem;
  51. };
  52. struct skl {
  53. struct hdac_ext_bus ebus;
  54. struct pci_dev *pci;
  55. unsigned int init_failed:1; /* delayed init failed */
  56. struct platform_device *dmic_dev;
  57. void *nhlt; /* nhlt ptr */
  58. struct skl_sst *skl_sst; /* sst skl ctx */
  59. struct skl_dsp_resource resource;
  60. struct list_head ppl_list;
  61. struct list_head dapm_path_list;
  62. const struct firmware *tplg;
  63. };
  64. #define skl_to_ebus(s) (&(s)->ebus)
  65. #define ebus_to_skl(sbus) \
  66. container_of(sbus, struct skl, sbus)
  67. /* to pass dai dma data */
  68. struct skl_dma_params {
  69. u32 format;
  70. u8 stream_tag;
  71. };
  72. int skl_platform_unregister(struct device *dev);
  73. int skl_platform_register(struct device *dev);
  74. void *skl_nhlt_init(struct device *dev);
  75. void skl_nhlt_free(void *addr);
  76. struct nhlt_specific_cfg *skl_get_ep_blob(struct skl *skl, u32 instance,
  77. u8 link_type, u8 s_fmt, u8 no_ch, u32 s_rate, u8 dirn);
  78. int skl_init_dsp(struct skl *skl);
  79. void skl_free_dsp(struct skl *skl);
  80. int skl_suspend_dsp(struct skl *skl);
  81. int skl_resume_dsp(struct skl *skl);
  82. #endif /* __SOUND_SOC_SKL_H */